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The relatively recent commercial availability of silicon carbide (SiC) wafers
has significantly increased the possibility of electronics based on SiC metal-oxide-
semiconductor field effect transistor (MOSFET) design. However, current state-of-
the-art SiC MOSFETs possess interface deformities that not only severally degrade
SiC MOSFET performance but also complicate the modelling of the surface scat-
tering mechanisms, rendering the conventional modelling techniques insufficient.
At the time of this writing, little research towards developing tools that characterize
the transport physics of experimentally observed SiC MOSFET behavior has been
done. In this work I develop and implement a methodology capable of providing
insight into the performance of this promising technology.
In order to bridge the gap between theoretical physics and real world exper-
imentation, I have developed a simulation tool capable of solving the drift-diffusion
heat flow equations specialized for SiC MOSFETs. The simulator utilizes tech-
niques such as finite difference approximation, linear iteration, and the Smart New-
ton method. With this simulator I am able to determine and predict details about
the surface transport that are not readily accessible using conventional experimental
techniques. Using the methodology presented above, I have succeeded in developing
a tool that characterizes the physical transport mechanisms indigenous to current
state-of-the-art SiC MOSFETs and achieves agreement with experimental data. In
short, the gap between theory and experiment has been bridged, and its results
provide valuable insight into the roles of various surface scattering mechanisms,
including interface trap occupation, surface roughness, and temperature effects.
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The relatively recent commercial availability of SiC wafers has significantly in-
creased the possibility of electronics based on silicon carbide (SiC) metal-oxide-
semiconductor field effect transistor (MOSFET) design. As with silicon (Si), silicon
dioxide (SiO2) can now be grown on a silicon carbide substrate, thus enabling the
fabrication of SiC MOSFET technology. By analogy with Si MOSFETs, the real-
ization of SiC MOSFETs provides the potential for extending the microelectronic
revolution to high power and high temperature applications (exceeding the 70 de-
gree Celsius limit of most Si based integrated circuits). However, as was the case
with early Si MOSFETs, current state-of-the-art SiC MOSFETs have SiO2 inter-
faces which are subject to a number of deformities including high concentrations of
localized surface traps (averages on the order of 1012 cm−2 eV −1). The presence of
these surface deformities not only severely degrades SiC MOSFET performance but
also complicates the modelling of the surface scattering mechanisms, rendering the
conventional modelling techniques insufficient. Phenomena of particular concern
include the effects of interface traps and interface roughness (also called surface
roughness) scattering, as well as temperature induced performance degradation. In
1
order to further develop SiC MOS technology, research towards developing tools
that characterize the physics of SiC MOSFET operation, particularly the deformi-
ties associated with the SiC/SiO2 interface, must be done. It is my goal to design
and implement a methodology capable of providing insight into the performance of
this relatively young technology.
1.1 What’s Been Done Before?
Until this work[1] there has not been a rigorous investigation attempting to
link both the theoretical transport physics and experimental device performance of
SiC MOSFETs. Physics based simulations of deep submicron 4H-SiC MOSFETs
have been presented by Dubaric et al. [2], but this effort assumes that there are
no interface charges at the semiconductor/oxide interface. However, experimental
work, in addition to my own finding conclude that the surface charge significantly
contributes to the observed device performance. Simulations comparing the device
performance of β-SiC and Si have been performed by Roldán et al [3], and unlike
the simulations of the novel devices in [2], Roldán et al. includes the effects of a
net interface charge. However, their interface trap model is not energy dependent.
I will show later in this work that energy dependent modelling of the interface
trap occupation is indeed important and must be included in order to properly
characterize the MOS surface. In addition, these works have not produced results
that are in agreement with experimental data, but I have accomplished this. Other
researchers have focused their attention on modelling future high power MOSFETs
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[4, 5]. However, in order to yield surface mobility values which are in agreement with
experimental data of state-of-the-art SiC MOSFETs, parameters in their models
are adjusted without any physical justification, so a description of the transport
physics is lost.
Due to the unpredicted poor performance of SiC enhancement mode MOS-
FETs, much research has centered around the study of the SiC/SiO2 interface and
its characteristics [6, 7, 8, ?, 9, 10, 11]. It is my goal to first replicate these exper-
imental findings then use my validated model to predict the performance of next
and future generation silicon carbide MOSFETs. Experimentalists have attempted
to describe MOSFET surface transport by using high level analytical models to ex-
tract effective mobility values [12, 13, 14, 15, 16, 17, 18], but these high level models
cannot distinguish among the various scattering processes inherent to the mobility,
nor can they quantify the behavior of the mobility at points along the channel.
Furthermore, they give no insight into the impact of quantities such as electron
concentration, electrostatic potential, lattice heating, and carrier generation on the
MOSFET transport. Using the methodology described in this dissertation, I pro-
vide a tool capable of providing the information that the above mentioned efforts
do not.
1.2 What’s to Come?
In order to obtain the most liberty, it is necessary for me to develop a simu-
lation tool that is tailored towards handling the numerical complexities encountered
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when modelling wide bandgap (WBG) materials like SiC and the complexities of
surface transport complexities inferred from experimental data. The drift-diffusion
equations, including all material characteristics and transport models specialized
for SiC MOSFETs, are presented in the next chapter. The details of the numerical
translation of the analytical drift-diffusion heat flow set and the implementation
for solving these equations are discussed in chapter 5.
To my knowledge, no drift-diffusion based simulator has been used to match
experimental data while maintaining the clarity of the underlying surface transport
physics of the SiC MOSFET. So, I investigate the correctness of my simulator by
using it to match experimental data. Matching of experimental data will serve as
a calibration technique from which I will extract characteristics of the experiment
devices. As of this writing, no other work has be done to achieve this specific task.
The details of this process are contained in chapter 3.
In order to make confident predictions about the future performance ca-
pabilities of SiC MOSFETs, I must first calibrate my simulation tool to existing
experimental data. Once I have obtained a model that is representative of the
experimental data, I predict the performance of future SiC MOSFETs. By using
the simulator in this manner, I have produced a drift-diffusion based technology
computer aided design (TCAD) tool capable of aiding in the design of next gener-
ation SiC MOSFETs. This investigation includes room temperature and elevated
temperature performance of SiC MOSFETs with improved surface quality. Also
investigated is the scalability of SiC MOSFETs for the purpose of large scale inte-
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grated (LSI) circuit design. These results are presented in chapter 4 of this work.
Summarizing, a simulation tool has been developed, calibrated by experi-
mental data, and used to give further insight into the design and performance of
current state-of-the-art and future generation SiC MOSFETs. Knowledge gained
and contributions include high temperature, surface defect degradation, and submi-






In this chapter I will present the drift-diffusion model which serves as the basis for
all numerical simulations of silicon carbide (SiC) metal-oxide-semiconductor field
effect transistor (MOSFET) devices presented in this work. I begin by reviewing
the drift-diffusion equations and all of the scattering mechanisms associated with
drift-diffusion. I also present specifics concerning drift-diffusion based modelling
of SiC MOSFETs. Special emphasis is placed on the discussion about mobility
modelling for drift-diffusion transport.
2.1 Drift-Diffusion in Silicon Carbide
The drift-diffusion equations, consisting of Poisson’s equation, the current
continuity equation for electrons, and the current continuity equation for holes,
serve as the basic building blocks for semiconductor electron device modelling and
can be derived directly from Maxwell’s equations for electromagnetic radiation and
the Boltzmann transport equation of kinetic theory [19], [20]. In this section, I
discuss in detail the various aspects of the drift-diffusion model and, more impor-
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tantly, how this model is used to help characterize the current status of a relatively
new semiconductor device - the silicon carbide MOSFET. Using the drift-diffusion
model, I am able to extract physical surface attributes of state-of-the-art devices
in an effort to understand the current condition of these devices and the realizable
potential of next generation SiC MOSFETs.
2.1.1 Poisson’s Equation
The first of these equations, Poisson’s equation, relates electrostatic poten-
tial, φ, to the net charge density, ρ. Poisson’s equation is given by the following:
~∇ · (ε~∇φ) = −ρ. (2.1)
ρ is the net charge density and ε is the dielectric permittivity of the material in which
the charge is present. Within the semiconductor lattice bulk, the charged particle
concentration consist of negatively charged electron concentrations (n), positively
charged hole concentrations (p), and ionized impurity concentrations caused by
activated dopant atoms (C). The ionized impurities can be further separated into
positively charged donors concentrations (N+d ) and negatively charged acceptor
concentrations (N−a ). Substituting these values in for the net charge concentration
ρ, Poisson’s equation takes on the following form:
~∇ · (ε~∇φ) = q(n− p− C) (2.2)
where q is the charge magnitude of a single electron and
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C = N+d −N−a . (2.3)
Inclusion of the ionized impurity concentrations is sometimes approximated
by setting the values for ionized donor and acceptor concentrations equal to the
initial deposited values. However, calculations and experiments on the thermal
excitation energy of donors and acceptors in silicon carbide show that knowledge
of the ionized impurity concentration, as opposed to only the concentration of the
impurity atoms initially deposited, is crucial when characterizing junction barrier
heights. This is important since the fabrication and functionality of semiconductor
devices is based on the ability to construct and manipulate semiconductor barrier
heights. Calculating incomplete ionization in SiC MOSFETs begins with Shockley’s
relationship between the initial doping concentration and ionized doping concen-
tration [21]. Specifically,
N+d (εf , ~r) =
Nd(~r)






N−a (εf , ~r) =
Na(~r)





for acceptors. Nd and Na are the initial donor and acceptor concentrations, respec-
tively, while N+d and N
−
a are the ionized (activated) donor and acceptor concen-
trations, respectively. gd is the ground-state degeneracy of donor impurity levels,
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and ga is the ground-state degeneracy of acceptor impurity levels. Finally, εd is
the inner-gap energy level for donor impurity states; likewise, εa is for acceptors.
εf is the Fermi energy value. kB and T are the Boltzmann constant and ambient
temperature, respectively.
Since the drift-diffusion model is expressed in terms of real space as opposed
to energy space, translation of the above expression to real-space only is required.
By using Boltzmann statistics, this translation is possible. For non-degenerate
semiconductor material at thermal equilibrium (by non-degenerate I mean that a
particular carrier concentration is much less than its respective effective density of
states value) the relationship between the electron concentration, hole concentra-
tion, and the inner-gap energy level is given by the following equations:













where Nc is the conduction band effective density of states, and εc is the conduction
band minimum. Similarly, Nv is the valence band effective density of states, and
εv is the valence band maximum.
Taking the expression for ionized donor concentration and expanding the
exponential term in the denominator to include the conduction band minimum, εc.
Equation 2.4 becomes
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N+d (εf , ~r) =
Nd(~r)










Dividing Equation 2.6 by the conduction band effective density of states and sub-
stituting the new expression into Equation 2.8, I obtain










where ∆d = εc − εd is a fixed value equal to the thermal ionization energy of the
donor impurity atom.
The Fermi level is a byproduct of thermal equilibrium. Consequently, it is
improper to speak of a Fermi level when stimulus, such as a voltage or current, is
being applied to disturb the thermal equilibrium of the semiconductor. To handle
these nonequilibrium cases, two related parameters called quasi-Fermi levels were
introduced. The quasi-Fermi levels for electrons and hole are defined in such a
way that maintain the relationship between the intrinsic carrier concentration and
the electron and hole concentrations, respectively. Specifically, the the quasi-Fermi
levels are defined as










for holes. εfn(~r) and εfp(~r) are the position dependent electron and hole quasi-
Fermi levels for electrons and holes, respectively, and εi is the intrinsic Fermi level.
Additionally, dividing by the electron charge (−q), the following expressions are
obtained for the electron and hole quasi-Fermi potential, respectively:




















It is a well known result that, for non-degenerate material, the Maxwellian
distribution of electrons given in Equation 2.6 can be expressed in terms of the elec-
trostatic potential and the electron quasi-Fermi potential and leads to the following
spacial relationship among the electron concentration, the electrostatic potential,
and the electron quasi-Fermi potential:







where ni is the intrinsic electron-hole pair concentration, ψn(~r) is the quasi-Fermi
potential, and VT is the thermal voltage given by VT =
kBT
q
. Substituting the ex-
pression in terms of energy (Equation 2.6) with the real space expression (Equation











A similar expression is obtained for ionized acceptor atoms where ∆a is the thermal











Because of the hexagonal lattice structure of 4H- and 6H-silicon carbide,
impurity atoms can occupy one of several different types of sites in the crystal. For
6H-SiC, the dopant at a specific location may exist at the hexagonal site (h) or
either cubic site (k1, k2). To obtain the ionized doping concentration as a function


































where δx is the probability of a site being ionized at the x
th site and ∆xd is the
ionization energy for that site. In 6H-SiC δh = δk1 = δk2 =
1
3
. Likewise, in 4H-
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SiC, the dopant at a specific location may exist at the hexagonal site or the cubic.
Similar to the 6H-SiC scenario, the ionized doping concentration as a function of

























Values for site ionization energy are given in [22]. A similar expression is applicable
for acceptors. These expressions for ionized dopants are inserted into the Poisson
equation and the bulk mobility model which is discussed later in this chapter. It
is worth noting that the inclusion of incomplete ionization in the Poisson equation
makes it nonlinear in the variables n and p, and thus considerably more complicated
to solve.
2.1.2 Current Continuity
The current continuity equation for electrons, which the divergence of par-
ticle current density to its respective time varying charge concentration and net




= ~∇ · ~Jn − q(Rn −Gn). (2.20)
The analogous expression for holes is given by
−q∂p
∂t
= ~∇ · ~Jp + q(Rp −Gp). (2.21)
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~Jn and ~Jp are the net electron and hole current densities, respectively, while Rn and
Rp and Gn and Gp are the net recombination and generation rates for both electrons
and holes, respectively. The current continuity equations simply state that total
current flow into or out of a volume of space is equal to the time varying charge
density within that volume plus any additions generation at charge generation or
recombination that may occur.
Drift and Diffusion
In order to understand the nature of carrier transport within the context
of the drift-diffusion model, two separate processes must be considered - carrier
drift and diffusion. The contribution of carrier transport due to drift velocities is
described by the following:
~Jndrift = −qn~vn (2.22)
where ~vn is the average velocity of electrons due to an applied electric field. Further-
more, this velocity can be expressed in terms of electron mobility, µn, and applied
electric field, ~E,
~vn = −µn ~E. (2.23)
The random motion of electrons in the semiconductor causes electrons to
migrate from a position of high concentration to a position of low concentration.
This process is called diffusion. The diffusion component of carrier transport is
14
due to gradients in the electron concentration throughout the semiconductor and
is described by the following:
~Jndiff = q∇ (nDn) . (2.24)
Dn is the electron diffusion coefficient and can be related to the electron mobility





where T is the temperature and kB is Boltzmann’s constant.
Combining both drift and diffusion components, the total expression for




~E + q~∇ (nDn) , (2.26)




~E − q~∇ (pDp) , (2.27)
where the hole diffusion coefficient Dp equals µp
kBT
q
; µp is the hole mobility, kB is
Boltzmann’s constant, and T is temperature.
Using the analytical definition of electrostatic potential, ~E = −~∇φ, and
substituting it appropriately into the equations, the drift-diffusion equation set is
given by
15




= ~∇ · ~Jn − q(Rn −Gn) (2.29)
−q∂p
∂t
= ~∇ · ~Jp + q(Rp −Gp) (2.30)
where current densities are defined as
~Jn = −qnµn~∇φ+ q~∇ (Dnn) (2.31)
~Jp = −qpµp~∇φ− q~∇ (Dpp) . (2.32)
It is apparent from the equations given above that recombination, gener-
ation, and mobility play important roles in carrier transport physics of the drift-
diffusion model. In the following, I spend some time describing these transport
phenomena and the modelling used to describe their physical behavior.
Recombination and Generation
For this work bulk recombination mechanisms due to both trap centers
(Shockley-Read-Hall) and direct particle recombination (Auger) are modelled. The
generation of free particles due to avalanche generation, specifically impact ioniza-
tion generation, are also included.
Shockley-Read-Hall Recombination Rate Capture and emission of holes and
electrons by traps that reside in the mid-band energy zone is modelled using the




τp(n+ ni) + τn(p+ ni)
(2.33)
where τn and τp are the minority carrier lifetimes of electrons and holes, respectively.










where τno,po is the intrinsic minority carrier lifetime, γn,p, N
ref
n,p , and αn,p are empir-
ical modelling parameters.
By examining the SRH expression for trap related recombination, it is evi-
dent that the recombination process is mainly a function of minority carrier lifetime.
For example, let us assume that we are given a slab of n-type semiconductor ma-
terial. If we apply a voltage to this slab and measure the current going through
the material, the following conditions, in conjunction with the mass action law, are
true:
n >> p (2.35)
np >> n2i (2.36)
and
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τn ∼ τp (2.37)
where n and p are the electron and hole concentrations, respectively, and ni is the
intrinsic electron-hole pair concentration. For the third condition, τn ∼ τp, I mean
that the carrier lifetimes differ by no more than a few orders of magnitudes.
Applying the aforementioned conditions to the SRH recombination model,







Though this result is not revolutionary, it does give valuable insight into one of the
potential benefits of silicon carbide based majority carrier devices. Using the mass
action law, we find that under thermal equilibrium conditions, the following must
be true:
np = n2i . (2.39)
Substituting reasonable values for n-type doping (1018 donor atoms per cubic cen-
timeter) and intrinsic carrier concentration (depending on the poly-type, the intrin-
sic carrier concentration of SiC can vary by several orders of magnitude), we find
that the hole concentration in the slab is approximately equal to 10−30 holes per
cubic centimeter. Even with the addition of new holes due to low-level injection,
this value will most likely not exceed 10−20 cm−3. This finding shows that we need
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1020 cm3 of our n-type slab to observe the presence of one hole. Consequently, our
material is most likely hole-free, so there is virtually no SRH recombination. So,
for a silicon carbide majority carrier device such as our n-type slab, more electrons
remain alive for transport due to the absence of SRH recombination.
Auger Recombination Rate Due to the indirect band-gap characteristic of
silicon carbide, recombination of conduction band electrons and valence band holes
without the intervention of some other lattice interaction is unlikely and therefore
infrequent. However, for the sake of completeness, this direct recombination, too,
is included. In the direct recombination process, a free electron in the conduction
band combines with a free hole in the valence band, and the pre-combined net
momentum of the two particle system is carried off by a third free particle which
can be an electron or hole. Modelling of this type of recombination is done by using






where Cn(p) is the coefficient representing interactions in which the remaining carrier
is an electron (hole). Extracted and derived values for these recombination models
in silicon carbide are found in [23].
Impact Ionization Generation Some carriers in the devices may reach very
high transport speeds. These high-speed particles are also high in energy, and
this energy may contribute to the generation of excess electron-hole pairs. The
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generation occurs when the high energy particle collides with a bonded particle
resulting in one additional free electron and one additional free hole. This type
of generation is referred to as avalanche or impact ionization generation. Impact
ionization models for each semiconductor material vary slightly, but most models


















GII is the net impact ionization generation rate, αn(p) is the per unit length gener-
ation coefficient for electrons (holes), and bn(p) is the electric field at which impact
ionization generation becomes significant.
Mobility in SiC MOSFETs
In this section I present a mobility model for silicon carbide (SiC) metal-
oxide-semiconductor field effect transistors (MOSFETs) in order to analyze and
characterize the effects of various scattering mechanisms on device performance.
To achieve this I build on the work of previous investigators who studied electron
transport in bulk semiconductors including silicon MOSFETs[25, 26, 27]. I separate
the overall SiC MOSFET mobility into a high-field component (µhf ), and a low-field
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component (µlf ) then divide the low-field mobility into effects that are due to: 1)
low-field bulk interactions – µb; 2) surface Coulombic interface charge interactions
– µsc; 3) surface phonon interactions - µsp; and 4) surface roughness interactions –
µsr. After obtaining an expression for the low field mobility, I present a form for
the high-field mobility. The high and low-field mobilities are then correlated using
Thornber’s scaling relationship [28].
Using Mathiessen’s rule[29], which states that the local mobility is inversely
proportional to the sum of the individual scattering rates, the following general

























I quantify this relation for SiC MOSFETs by developing a specific expression for
each of the aforementioned contributions which affect mobility where µlf is the low
field mobility and can be further divided into bulk mobility µb, interface charge
mobility µsc, surface roughness mobility µsr, and surface phonon mobility µsp. Also
included is the high field mobility µhf .
Bulk Mobility Low-field bulk mobility depends largely on acoustic phonon and
ionized impurity scattering[26]. Empirical investigations have shown that the inte-
grated effects of these scattering mechanisms can be described phenomenologically
using the Caughey-Thomas model for bulk mobility[30]. I use Caughey-Thomas-




2 V −1 sec−1) 500 [31] 1071 [31]
γb 0.45 [31] 0.40 [31]
Nref (cm
−3) 1.11 × 1018 [31] 1.94 × 1017 [31]
Table 2.1: Low-field Bulk Mobility Parameters for 6H- and 4H-Silicon Carbide
Using a Caughy-Thomas Based Model













a is the ionized doping concentration. Mentioned earlier in this chapter,
the thermal ionization energies for dopants, especially acceptors, is rather large in
silicon carbide resulting in a lower percentage of ionized dopants. Based on the
equation above, this fact leads to the conclusion that silicon carbide based de-
vices should experience less ionized impurity mobility degradation in non-depleted
regions. Parameter values used in this model are given in Table 2.1.
Surface Charge To account for the effect of surface interface charge scattering
on mobility I build on previous work, which argued that the following relationship





NT is the sum of all surface charge densities (i.e. fixed oxide charge density and
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trapped interface charge density, Nf+Nit). Using semi-classical perturbation theory













where mc is the electron conductivity effective mass, h is Planck’s constant, kB
is Boltzmann’s constant, and εins(semi) is the relative permittivity of the insulator
(semiconductor). Values used to calculate theoretical Γsc for 6H- and 4H-silicon
carbide are given in Table 2.2.
As more electrons populate the inversion layer, the net effect of the surface
charge on electron transport is reduced; consequently, the surface charge component
of mobility is increased. This effect is called screening because the inversion layer
electrons nearest to the surface screen the other electrons from the Coulombic
effects of the surface interface charge. Though the mobility model given in [33] is
both completely physical and computationally tractable, it neglects to include the
effects of screening due to inversion layer occupation; in short, another model is
needed. Lombardi et al.[25] present a comprehensive surface mobility model for
silicon MOSFETs. In their work a surface charge mobility component showing the
trend of the screening effect is given, but this form is not complete enough to be
included in a device transport model. Hiroki et al.[34] present a MOSFET mobility
model that implements the surface charge effects with inversion layer screening as
described by Schwarz and Russet[35]. However, the parameter used to account for
this phenomenon is also used to describe surface phonon and roughness scattering
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making the isolation of each mechanism impossible. Desiring to benefit from the
physical intuition associated with the work of Sah et al. while still accounting for
carrier screening effects on mobility, I modify the model given by [33] by introducing
an additional term that is modelled after the Cauhgy-Thomas implementation of










where Γsc, NT , and T are the same as those in [33], n is the electron concentration















mobility model should be apparent. However, unlike the bulk mobility equation,
the Coulombic expression in Equation 2.48 improves mobility as the concentration
value increases.
When solving the drift-diffusion equations for a two dimensional device
model, I use a slightly modified version of the form found in [33], where I in-
troduce an additional term to account for carrier screening effects. This additional
term reduces electron scattering with surface interface charge in a manner similar
to that provided by the Brooks-Herring model, which is obtained from perturbation
theory[26]. The resulting model used in the simulator is given by the following:












mc (mo) 0.470 0.316
εins (ε0) 3.9 3.9
εsemi (ε0) 9.8 9.8
Γsctheory (V
−1 sec−1 K−1) 1.016 × 1011 1.510 × 1011
Table 2.2: Interface Charge Density Mobility Parameters for 6H- and 4H-Silicon
Carbide MOSFETs
where n is the electron concentration (cm−3); nscr (cm
−3) and ζsc are physical
surface attributes.
Surface Phonons Using Fermi’s golden rule, the scattering time for the surface

















where q is the charge of an electron, h is Planck’s constant, ρs is the areal mass
density of SiC, ul is the velocity of sound in SiC , and m
∗ is the density of states
effective mass. ZA is the surface acoustic phonon deformation potential.
According to Schwartz and Russek [35], the areal mass density is approxi-
mately equal to the product of the bulk mass density and the channel thickness.
Consequently, we obtain the following:
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ρs ' ρbulkz = ρbulk(zCL + zQM) (2.52)
where zCL and zQM are the classical and quantum components of the average chan-














E⊥ and m⊥ are the perpendicular average electric field and the effective mass
in the crystallographic direction perpendicular to the surface, respectively. Now,
rearranging the terms, the following vertical-field-dependent form for the mobility
































) 62.7 × 10−4 114 × 10−4












Theoretically calculated values for αac and βac are given in Table 2.3. How-
ever, according to the reports in [25] and [34] for silicon MOSFETs, experimentally
calculated values for αac in silicon tend to be 3 to 6 times larger than the theoretical
value. This discrepancy is explained by results given is the work of Sah et al[33].
According to their work, for temperatures higher than 150 Kelvin, low field mobil-
ity reduction in silicon is not only due to surface acoustic phonon scattering but
also surface optical phonon scattering and intravalley scattering. This phenomenon
effectively raises the value of the physical parameter α. So, I have used an α value
of 4 × 10−8 sec
cm
and 1.1 × 10−8 sec
cm
for the 6H- and 4H-silicon carbide, respectively,
accounting for effects observed in Si devices. For βac the theoretical value is used
since quantum effects represented by βac can be neglected given the large device
geometry of specimens examined in this dissertation.
Surface Roughness Surface roughness scattering is a complicated phenomenon
that is highly dependent on the quality of the interface, which may vary from process
to process. Research has shown that surface roughness scattering is proportional
to the square of the areal surface charge density[36], and this information has been
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where E⊥ is the electric field perpendicular to the direction of surface transport,
and δsr is a proportionality constant. The proportionality constant accounts for the
combined effects of various parameters including the roughness correlation length,
oxide permittivity, and the wave vector at the Fermi surface. The original form














where L is the correlation length, ∆ is the root mean square deviation, Ndepl is the
areal surface charge density of depleted bulk region, and all other terms have been




dθ(1 − cos θ)exp
[
−(1 − cos θ)k2FL2/2
]
(2.61)
where kF is the Fermi wave vector.
Work by Joshi [38] suggest that surface roughness, not interface traps, is the
dominant surface of surface scattering in silicon carbide MOSFETs. The results of
this work use a value of 1×1013 V
sec
for δsr unless stated otherwise. This corresponds
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to a correlation length of approximately 500 Angstrom and a root mean square
deviation of 5.4 Angstrom. These quantities produce a δsr that is 60 times lower
than that calculated for silicon MOSFETs by Lombardi et al. and corresponds to
a surface approximately 50 times rougher.
High Field Interactions Monte Carlo simulation and other solutions to the
Boltzmann transport equation have shown that a large parallel electric field im-
parts energy on electrons, which increases the rate of scattering due to optical
phonons[26, 39]. This increased scattering rate reduces mobility and significantly
contributes to velocity saturation. Thus, the velocity saturates in the direction
parallel to the applied electric field, and its magnitude becomes nearly field in-
dependent. Consequently, the following empirical form is used for the high-field







where E‖ is the electric field component parallel to the surface transport, and v
inv
sat
is the inversion layer saturation velocity.
Total MOSFET Mobility Beginning with Mathiessen’s rule, the sum of the

























The above expression assumes that low and high field scattering are mutually
exclusive. However, solutions to the Boltzmann equation have shown that this is
not strictly the case[37]. To account for the coupling between the high and low-field
regimes, I follow the work of Thornber[28], and make a small correction to Equation










where γ is an exponential correction factor that acts to couple the low and high-
field regimes for mobility[28]. Values for the Thornber parameter of silicon carbide


























Anisotropy In addition to the aforementioned scattering mechanisms, crystal
orientation can play a crucial role in electron transport characterization. Though
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usually treated as a scalar, mobility is in fact a tensor quantity. For the two














where µx is the mobility experienced by carriers travelling in the x direction, and
µy is the mobility experienced by carriers travelling in the y direction. As a result,
the average drift velocity of an electron or hole can be expressed as the product of













Ex and Ey are the x and y components of the electric field, respectively. The
resulting carrier velocity is shown below.












































Practically speaking, only the low-field bulk and high-field mobility compo-
nents are functions of crystal orientation since the others specifically require that
transport is occurring parallel to the metal-oxide-semiconductor interface. As a
result, the tensor expressions for surface charge, surface roughness, and surface














and the tensor expressions for bulk and high-field effects have the form given by






































































Values for the 6H-SiC electron mobility α and ζ tensor terms are 1.0, 0.22, 1.0, and
0.85 for αb, ζb, αv, and ζv, respectively. For 4H-SiC the values are 0.8, 1.0, 0.85,
and 1.0, respectively.
2.1.3 Boundary Conditions
In this section I discuss the boundary conditions associated with the drift-
diffusion based transport model on silicon carbide metal-oxide-semiconductor field-
effect-transistors. Constraints include conditions at both contact and artificial
boundaries in addition to material boundaries - specifically the oxide-semiconductor
interface. See Figure 2.1 for a diagram of the various MOSFET boundaries.
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Ohmic Contacts
Of the four terminals associated with the MOSFET (gate, source, drain,
and bulk), three of these are modelled as ideal Ohmic contacts. By Ohmic, I mean
that the contact itself has a negligible current resistance when compared to that of
the semiconductor on which it is mounted. Therefore, all of the voltage applied to
the contact is transferred to the underlying semiconductor material. There is no
power loss in an ideal Ohmic contact. An important consequence of these is that
the free carrier concentrations at the Ohmic contact are unchanged during current
flow and thus maintain their thermal equilibrium values.
It is well-known that the material potentials of a doped semiconductor in
thermal equilibrium can be modelled by the following equations:









where φn and φp are the electrostatic potential for n-type and p-type semiconductor
materials, respectively, ni is the intrinsic carrier concentration, VT is the ambient
thermal voltage, and N+d and N
−
a are the ionized dopant concentrations of donor
and acceptor ions, respectively. There is no voltage drop across the Ohmic contact,
so the boundary condition for electrostatic potential at the contact-semiconductor
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boundary is equal to
φC = VC + φn (2.74)
for Ohmic contacts residing on n-type material and
φC = VC + φp (2.75)
for Ohmic contacts residing on p-type material. VC is the voltage applied to the
terminal.
Because of the no-power-loss property of the ideal Ohmic contact, ther-
mal equilibrium, and therefore charge neutrality, can be assumed at the contact-
semiconductor boundary. The total charge density ρ is given by
ρ = q (p− n+D) = 0 (2.76)
where D = N+d − N−a . Since we are dealing with thermal equilibrium conditions,
the mass action law (np = n2i ) applies, and by using the appropriate substitutions


























Gate Contact and Semiconductor-Oxide Interface
The boundary conditions for the gate contact are similar to those of the ideal
Ohmic contact, but some modification is needed. Specifically, the oxide under the
gate contact contains no holes or electrons, ideally. So, there is no material potential
offset with regard to carriers and electrostatic potential. However, an analogous
concept does exist – the intrinsic semiconductor band-bending. Therefore, the
boundary condition for the electrostatic potential on the gate contact is defined by
the following equation:
φg = VG + Voffset (2.79)
where VG is the applied gate voltage and Voffset is defined as the additional voltage
required to create flat band conditions in the MOS structure when the theoretical
flat band voltage is applied to the gate contact(VG = VFB). By defining Voffset this
way, I am guaranteed to produce the proper values for intrinsic semiconductor band-
bending. Voffset is a function of gate material, insulator material and thickness, and
semiconductor material and doping.
The heart of the MOSFET device is the semiconductor-oxide interface.
Though this interface is not one that terminates the device, material boundaries are
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being crossed, and certain criteria much be satisfied when crossing this interface.
Again, I assume that no current or free particle exchange between the oxide and
semiconductor layers because of the oxide thickness. As a result the perpendicular
components of the electron and hole current densities are both set to zero. However,
boundary conditions do exist for the electrostatic potential at the interface. For
electrostatic potential Gauss’ law is implemented at the semiconductor/insulator
interface. This relation is expressed by
âs · ( ~Di − ~Ds) = Qsurf (2.80)
where ~D is the electric displacement vector and Qsurf is the effective surface charge
density at the insulator/semiconductor interface, and âs is a unit vector in the
direction of the semiconductor oxide interface.
Artificial Boundaries
All power received from or transferred to the device from outside of the
MOSFET is done via the contact boundaries. However, artificial boundaries must
also be considered. Artificial boundaries consist of all boundaries in which the
device structure ceases to exist for simulation purposes but in reality this boundary
may not exist on the device physically. For the purposes of this work, the artificial
boundaries of the MOSFET are placed far enough away from the carrier transport













is the derivative of C in the direction normal to the artificial
boundary.
2.2 Chapter Summary
I have reviewed the drift-diffusion equations and presented them within the
context of transport modelling for silicon carbide metal-oxide-semiconductor field-
effect-transistors. Also, special emphasis has been placed on mobility relations for
SiC MOSFETs. I will use the next few chapters to describe how these relations
enable the extraction of meaningful surface model parameters and explain what
implications can be made regarding present and next generation silicon carbide
MOSFETs.
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In this chapter I present several 6H-SiC MOSFET devices, explain the process of
experimentation and simulation performed on these devices, and report my find-
ings from each of the processes. My major accomplishment in this chapter consists
of using experimental data in conjunction with my simulation tool to accurately
characterize the surface quality of the 6H-SiC MOSFETs studied in this work.
Experimental techniques include direct measuring of device terminal characteris-
tics that provide valuable information about the overall electrical behavior of the
devices. Using the physics based simulation tool, I not only model the terminal
characteristics of these devices but also examine the surface characteristics of the
devices by investigating behavior not directly measurable by experimental tech-
niques. Using the custom 6H silicon carbide device simulator, I am able to expose
the short comings of surface characteristic extraction using terminal characteristics.
All experimental work was conducted at the Army Research Laboratory in Adelphi,
Maryland, and all simulation work was performed at the University of Maryland,
College Park.
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device A1 device A2 device A3
W (µm) 200 100 100
L (µm) 4 4 8
device B1 device B2 device B3
W (µm) 100 100 100
L (µm) 4 4 8
Table 3.1: Dimensions for Cree Research 6H-SiC MOSFETs studied in this work.
3.1 Device Design
In this work n-channel, enhancement-mode 6H-SiC MOSFETs fabricated by
Cree Research, Incorporated in Durham, North Corollina were used. The gate oxide
was (nominally 500Å thick) formed by wet thermal oxidation grown at 1025 degrees
Celsius, followed by a wet 950 degrees Celsius re-oxidation anneal. MOSFETs were
fabricated on the silicon face of a 3µm p-type 6H-silicon carbide epitaxial layer
doped to approximately 5×1015 cm−3. Source and drain regions were implanted
with nitrogen to 2×1020 cm−3 and activated with an anneal greater than 1600
degrees Celsius.
The Ohmic source and drain contacts are nickel (Ni) and the gate metal is sputtered
molybdenum (Mo). The devices consists of the following width (W) to length (L)
ratios: 200µm by 4µm, 100µm by 4µm, and 100µm by 8µm, resulting in gate areas
of 4×10−4 and 8×10−4 cm2. See Figure 3.1 for the device profile. Experimental
and simulation results are based on the set of MOSFETs given in Table 3.1 [12].
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3.2 Experimental Setup
Both drain-source current and charge pumping current were measured. Current-
voltage (I-V) characteristics were measured from cut-off to saturation. The thresh-
old voltage - Vth, drain conductance - Gd, and average electron channel mobility
- µ̄n, for each MOSFET were extracted using the I-V characteristic values. The
voltage shift of the extracted Vth relative to the theoretical threshold voltage was
used to indicate the net charge at the oxide/semiconductor interface, which includes
both fixed oxide charge (Qf ) and average interface trap (Q̄it) charge.
Measuring the drain current versus gate-source voltage characteristics for
a range of gate voltage values, I have used the ratio of the two components to





To extract the effective electron surface mobility values for the linear operation
region, the standard text book description of MOSFET terminal characteristics for
the triode region has been used (the triode region being the condition in which
the difference between the gate-source voltage VGS and the threshold voltage Vth is











where µ̄n is the average electron channel mobility, W and L are the device width
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and length, respectively, Cox is the capacitance of the silicon dioxide insulator, and
VGS, Vth, and VDS are the gate-source voltage, threshold voltage, and drain-source
voltage, respectively. In the limit that VDS is much less than 1 Volt, the squared






Cox (VGS − Vth)
(3.3)
where Gd is defined above in Equation 3.1.
In order to experimentally extract the total average interface state trap
charge, Q̄it, the charge pumping (CP) technique[40, 41] has been used. The CP
technique consists of applying a voltage pulse to the gate of the MOSFET while the
source and drain are shorted together and held at a small reverse bias with respect
to the bulk. The gate pulse voltage is adjusted to change the potential of the 6H-
SiC MOSFET semiconductor surface so that the interface goes from accumulation
to inversion then back to accumulation. During the rising edge of the pulse, the
deeply depleted MOS surface begins to fill with electrons from the source and drain.
These electrons are then captured or trapped first by positively charged interface
traps in the lower half of the 6H-SiC bandgap then by neutral traps in the upper
half of the bandgap. On the falling edge of the pulse, electrons that were captured
by the interface traps are ejected from the traps and recombine with the majority
carriers in the bulk. This process results in a net charge transfer, QCP , to the bulk
which is assumed to be proportional to the interface trap density of states, Dit (ε).
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The relationship used for this proportionality is given by Equation 3.4:
QCP = qAg
∫
Dit (ε) dε (3.4)
where q is the charge of an electron, Ag is the gate area and Dit (ε) is the interface
trap density of states. When the gate pulse is repeated at a particular frequency
f , a substrate current ICP , defined by Equation 3.5, is generated
ICP = fQCP = q
2fAgD̄itφs (3.5)
where D̄it is then mean interface trap density of states averaged over the surface
potential range ∆φs swept during the gate voltage pulse. It has been assumed that
the integral of Dit (ε) with respect to energy ε can be replaced by the product of
average interface trap density of states, D̄it, and the estimated change in surface
energy, q∆φs, where ∆φs is the change in surface potential. Simplifying the ex-
pression, the energy dependence from the interface trap density of states has been
removed. The ramifications of making this concession are discussed later.
D̄it has been extracted over an energy range of 2.2eV (the midgap ± 1.1eV ),
and this value is used to estimate average charge holding interface trap density N̄it
over 2φB, where φB is the electrostatic potential of the bulk. For this experiment,
the gate voltage pulse had a maximum amplitude of 10V , a frequency equal to 3.33
kHz, and a duty cycle of 0.25. The number of fixed oxide charges per unit oxide
area, Qf , has been calculated by taking the difference between the effective charge
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responsible for the net threshold voltage shift (QT ) and the calculated average
interface trap charge value, Q̄it. (Equation 3.6.)
QT = Qf + Q̄it (3.6)
3.3 Experimental Results
The theoretical MOSFET threshold voltage (Vth) value has been calculated
by using the well known equation shown below










where φMS is the work function difference between the gate metal (molybdenum)




is the oxide thickness, and φB is the bulk potential. The value for the work function
of the gate material is obtained directly from literature [42]. To obtain the work












where χs is the semiconductor electron affinity (3.7-3.8V for 6H-SiC), εi is the
semiconductor intrinsic Fermi level, VT is the thermal voltage, ni is the intrinsic
carrier concentration, and N−Af is the ionized acceptor concentration at flatband.
To determine N−Af I have performed simulations of incomplete ionization at the
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device A1 (cm2/V s) device A2 (cm2/V s) device A3 (cm2/V s)
VGS = 6V 16.9 26.6 27.4
VGS = 7V 15.7 24 26
Table 3.2: Effective electron channel mobilities for 6H-SiC MOSFETs of set A with
VDS = 0.25V . All values are less than 10% of the intrinsic bulk mobility value.
device B1 (cm2/V s) device B2 (cm2/V s) device B3 (cm2/V s)
VGS = 6V 21.1 29.8 28.5
VGS = 7V 19.7 27.2 25.7
Table 3.3: Effective electron channel mobilities for 6H-SiC MOSFETs of set B with
VDS = 0.25V . All values are less than 10% of the intrinsic bulk mobility value.
equivalent flatband for Al doped SiC [44], and found a yield of 60% activation at
room temperature. This gives rise to a value of -1.92V for φMS. The calculated
threshold theoretical voltage value for these devices is 1.33V .
Examining the experimental data gathered from ID − VGS measurements
and using experimentation along with equations given above, I have found the fol-
lowing. For device A1 the measured threshold voltage (3.9V ) is approximately 3
times higher than the calculated theoretical threshold voltage (1.33V ). For devices
A2 and A3 an even larger divergence from the expected theoretical value is discov-
ered. Devices B1-B3 give similar results. The cause for such a drastic difference
between theoretical and experimental values is assumed to be a byproduct of the
high concentrations surface charge. I will revisit and justify this assumption in the
next two sections.
Setting drain-source voltage, VDS, equal to 0.25V , I have extracted values for
the effective electron channel mobility for VGS equal to 6 and 7V at room tempera-
ture using Equation 3.3. The results are given in Tables 3.2 and 3.3. Experimental
results indicate that the average linear region surface mobility for these devices
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device A1 device A2 device A3
D̄it (cm
−2eV −1) 1.30×1012 1.05×1012 7.13×1011
N̄it (cm
−2) 1.69×1012 1.36×1012 1.01×1012
Nf (cm
−2) (+)5.31×1011 (-)1.05×1011 (-)4.78×1011
Table 3.4: Experimentally extracted charge density of states and computed charge
density values for the 6H-SiC MOSFETs of set A.
device B1 device B2 device B3
D̄it (cm
−2eV −1) 1.58×1012 8.66×1011 7.11×1011
N̄it (cm
−2) 2.05×1012 1.13×1012 9.24×1011
Nf (cm
−2) (+)7.39×1011 (-)2.56×1011 (-)5.03×1011
Table 3.5: Experimentally extracted charge density of states and computed charge
density values for the 6H-SiC MOSFETs of set B.
is approximately equal to 24 cm2 V −1 sec−1. This is only 6% of the bulk mobil-
ity value (400 cm2 V −1 sec−1 for 6H-SiC MOSFETs with a substrate doping of
approximately 5×1015 (cm−2)).
For device A1 the experimentally extracted average of the ionized interface
trap density, Nit, is approximately 1.7× 1012 cm−2, and the computed fixed charge
density, Nf = |Qf/q|, is approximately (+)5.3× 1011 cm−2. Both values were mea-
sured at room temperature. Tables 3.4 and 3.5 show the experimentally extracted
values for D̄it, N̄it, and Nf for all devices included in sets A and B[12]. The (±)
symbol associated with the value of fixed oxide charge density is used to indicate
a net positive or negative fixed oxide charge value, respectively. I have found the




At this time I will describe the setup for the simulation process. First,
the interface trap model used for simulation is described in detail. Unlike the
interface trap extraction technique performed during experiment, the simulation
model retains energy dependence in the interface trap density of states model which
will prove to be important in the text to follow. After detailing the interface trap
model, I describe the methodology used to corroborate the experiment data with
simulation. Using my simulation tool in conjunction with the measured terminal
data, I have successfully extracted key figures of merit in regard to the surface
quality.
3.4.1 Interface Charge Model
Mentioned previously, poor quality SiC/SiO2 interfaces present a fundamen-
tal obstacle in the advancement of silicon carbide MOSFET technology[13]. Inter-
face charge degrades the mobility and may increase the threshold voltage. As a
result, it is not enough to incorporate the effects of interface charge in the mobility
model; effects must also be included self-consistently within the Poisson equation
by implementing Gauss’ law at the semiconductor/insulator interface in the drift-
diffusion model. By doing this, I am able to quantify the effects of interface charge
on threshold voltage and electrostatic potential distribution within the device. At
the interface Gauss’ law requires that
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âs · ( ~Di − ~Ds) = QT (3.9)
where ~D is the electric displacement vector ( ~D = −εrεo∇φ) and QT is the effective
surface charge density at the insulator/semiconductor interface defined by Equa-
tion 3.6. The surface charge density includes fixed oxide charge Qf and charge
due to interface traps Qit. The innovative physics included in this expression is
found in the manner in which I model Qit for the SiC MOSFETs. This expres-
sion is then calibrated by requiring the drift diffusion simulator to provide terminal
characteristics that agree with experiment.
Though the average interface charge values extracted by experiment give in-
sight into how much charge may be present at the semiconducor/insulator surface,
the interface trap concentration and occupation are energy dependent; the energy
dependence has been neglected by the experiment. Consequently, in order to sim-
ulate the interface charge dynamics of these devices, I have used the experimental
data in conjunction with my simulator which has an energy dependent interface
trap model. In order to more appropriately model the effects of interface trap
states, I have introduced an expanded interface state model into the calculations.
This model not only accounts for the spatial variation of occupied interface trap
density but also includes the energy dependence of the trap density of states, which
facilitates incorporation of gate bias into the analysis. The model for the interface
charge occupation between the intrinsic level and the conduction band minimum is
given in Equation 3.10 [13]
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Dit(ε)fn(ε, x, y) δ(y − yinterface)dεdy (3.10)
where Qit(x) is the charge density due to occupation of the upper-half interface
states as a function of position along the semiconductor channel surface. fn(ε, x, y)
is the probability function for finding an electron of energy ε. εc and εi are the
conduction band minimum and intrinsic level, respectively. Dit(ε) is the energy
dependent trap density of states given by[13]







(εi < ε < εc) (3.11)
where Dito is the midband energy independent trap density, Dc is the conduction
band edge trap density, ξc is the bandtail decay energy. Such a model has been
validated experimentally for both 4H- and 6H-silicon carbide MOSFETs[7, 45].
I have assumed that all interface charge resides at the semiconductor/insulation
junction, and as a result, include the delta function, δ(y − yinterface), in the model
for Qit(x).
Since the current flow perpendicular to the interface in negligible in MOS-
FETS with moderately thick oxides, it is reasonable to approximate fn(ε, x, y) using
quasi-equilibrium statistics. Taking the energy space distribution of electrons and
interface states occupation to be described by Fermi statistics, it is straightforward
to show that fn(ε, x, y) takes on the following form[46]:
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where εc is the conduction band minimum, Nc is the electron effective density of
states, and 1
2
is included to account for spin degeneracy. Equations (3.10) through
(3.12) represent an interface state model in both energy space and real-space. Now
that the model has been defined, values for the parameters Dito, Dc and ξc need
to be determined. An analogous set of expressions are used for the occupation
of interface states for energies between the intrinsic level and the valence band
maximum, with appropriate changes of sign. When the states below the intrinsic
level are occupied by electrons they go from positively charged to neutral.
The question now arises as to how the experimental findings are incorporated
into the simulator’s interface trap model presented above. To answer this question,
I refer back to the charge pumping (CP ) technique describe previously. An analysis
of electron occupation of interface traps under the conditions described in the CP
experiment reveals that the extracted mean interface trap density of states D̄it is
more representative of midband energy independent value Dito than the full band
average of the interface trap density of states. So, I have chosen D̄it as the value
to use for Dito. Justification for this decision follows.
The CP experiment was performed such that the bandgap was swept over
a range of εi ± 1.1eV where εi is the midband value. For 6H-SiC this range is
equivalent to approximately 73% of the bandgap. However, experimental finding by
Saks et al. [7, 45] confirm that the 13 or so percent at each band edge significantly
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contributes to the threshold voltage shift and mobility degradation observed in SiC
MOSFETs. Shown in Figure 3.2 is an example of a possible interface trap density
of states profile and electron Fermi distribution function versus bandgap energy.
The interface trap density of states value peaks near the band edges. The Fermi
distribution function is representative of a 6H-SiC MOSFET in the superthresh-
old region (VGS > Vth). Notice that there is a non-zero probability that electrons
occupy energy traps above the 2.6eV limit of the experiment. Consequently, the
CP experiment described in this chapter is not sufficient enough to properly char-
acterize D̄it over the entire range of the bandgap, and thus there is a need for
accurate investigation. I have used the drift-diffusion simulation tool to perform a
more accurate, rigorous analysis of the interface traps and their effect on 6H-SiC
MOSFETs.
For the range swept by the CP experiment, the interface trap density of
states value extracted using the CP experiment is approximately equal to the mid-
band energy independent value. However, when the MOSFET surface is inverted
(VGS is greater than Vth), electrons occupy trap states that go beyond the range
swept by CP . Figure 3.3 shows the product of the interface trap density of states
and the electron Fermi distribution function versus bandgap energy. Equation 3.13
shows the relationship between interface trap density of states Dit(ε), the electron
Fermi distribution fn(ε, x, y), and their product, the occupied states Bit(ε, x, y).
Notice the non-zero value that extends beyond the 2.6eV band energy value. When
the MOS surface is inverted, such as the case when experimentally extracting the
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device threshold voltage, occupied traps that could not be accounted for when us-
ing CP technique are present. This happens because the energy dependence of
the trap occupation has been removed. Furthermore, these unaccounted occupants
contribute significantly to the total interface charge value. For the example shown
in Figure 3.3, the amount of interface trap charge (measured from midband to con-
duction band edge for neutral interface trap states) not accounted for by experiment
is about 50% of the extracted value. I conclude that the CP process conducted
in the lab described above could yield values that under estimate the total inter-
face trap charge by 30 percent - possibly more if the midband value is significantly
lower than the band edge values. Given this information, it most likely that the
extracted D̄it value is representative of only the midband interface trap density of
states value.
Bit(ε, x, y) = Dit(ε)fn(ε, x, y) (3.13)
3.4.2 Methodology and Results
In order to verify the soundness of the two dimensional (2D) simulator, I
have used the simulation tool to match experimental data of 6H-SiC MOSFETs. In
the pages directly following, I present data modelling the electrical characteristics
of 6H-SiC MOSFETs fabricated by Cree, Inc., and using experimentally extracted
values for the midband interface trap density of states Dito, I examine the behavior
of these devices at room elevated temperature. Experimental data for ID versus VGS
and ID versus VDS at room temperature exist for all device in sets A and B. All
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experimental I-V characteristics and their simulated counterparts are presented.
High temperature data exist for device A3 only and will discussed in the next
chapter.
Starting with set A, simulations of the terminal characteristics of each device
were performed. Specifically, drain current versus gate-source voltage and drain-
source voltage simulation were conducted. The mean interface trap density of
states value D̄it was used as the midband density of states value Dito. Modelling
parameters for each device were then optimized to best fit their respective I-V
curves. This process was done iteratively until agreement between simulation and
experiment was achieved. After matching was achieved for each device in set A, I
calculated the average of the modelling values discovered for this set and used my
findings as the empirical parameter set (with exception of Nf ) for simulation of the
devices in B.
I begin with examining the simulated data for the devices of set A. Remem-
ber, for this set the modelling parameters were optimized for each device separately.
The first parameter fitted is the fixed oxide density Nf . This is accomplished using
the ID − VGS data. When the MOSFET is in the subthreshold (VGS << Vth), elec-
trons are not plentiful at the surface, so few traps near the conduction band edge
are occupied. As a result, the interface trap charge is dominated by the presence of
electrons in the the midband region. In addition, screening is not a factor because
of the low volume of electrons at the surface. Given the above conditions, the only
empirical parameter affecting the terminal characteristics is the fixed oxide density.
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The value for Nf has been iteratively adjusted until agreement is achieved between
simulation and experiment in the subthreshold region.
Moving up the ID − VGS curve, electrons begin to populate the interface
trap states near the conduction band edge as the gate-source voltage is increased,
and the modelling terms Dc and ξc begin to play a role. In order to get an initial
guess for the bandtail decay value, ξc, I rely on the experimental findings in [7]
and [45]. Based on their work I have determined that a reasonable value for ξc lies
between 0.1 and 0.2eV . The value for the band edge interface trap density of states
peak, Dc, is obtained by requiring that the transition region from subthreshold to
threshold agrees with experimental observation.
Once the ID − VGS curve moves from subthreshold to super-threshold, the
difference in ID for various values VDS becomes apparent. This is due to the fact
that the increased population of electrons at the semiconductor surface begin to
screen the negative charge effects of the occupied interface traps causing an in-
crease in mobility and consequently the drain current. My model accounts for this
phenomenon with the electron screening parameters, nCit and ζCit. These two val-
ues are obtained by requiring agreement between experiment and simulation for
super-threshold values of ID at VDS equal to 0.25 and 0.5V . Table 3.6 contains the
values for nCit and ζCit obtained for all devices in set A. Notice that the nCit value
is on the same order of magnitude as the expected electron concentration at the






the interface charge portion of the low field mobility.
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device A1 device A2 device A3 average
Dc (cm
−2 eV −1) 9.1×1012 1×1013 1.52×1013 1.143×1013
ξc (eV ) 0.106 0.1162 0.11 0.1107
Nf (cm
−2) (+)1.18×1012 (+)7.12×1011 (+)3.80×1011 -
nCit (cm
−3) 2.6×1017 2.5×1017 3.65×1017 2.97×1017
ζCit 1 1 1 1
vsat (cm/sec) 4.7×105 2.3×105 1.42×105 2.8×105
Table 3.6: Modelling parameters for set A 6H-SiC MOSFETs. Value were ex-
tracted using experimental data and are used to describe that surface interface
trap conditions.
The modelling parameter vsat is extracted from the ID − VDS data. If the
ID− VGS is in agreement, the linear regions of the ID − VDS curve are matched au-
tomatically. So, the only thing left to do is obtain the vsat parameter that produces
agreement between experimental and simulated data. Notice that the obtained
vsat values are approximately 30 times smaller than the theoretically expected bulk
value of 2× 107 cm/sec. These results are in agreement with the low field mobility
results that are approximately 20 times less than the theoretically expected bulk
value of 400 cm2/V sec. See Table 3.6 for optimized modelling values obtained for
set A and their average. A comparison of experimental and simulated ID − VGS
and ID − VDS data for set A devices at room temperature is shown in Figures 3.4
through 3.12.
Simulations for set B have also been performed. Experimentally extracted
D̄it values are used as the the midband density of states for this set also, so the
only empirical parameter fitted in is Nf . Nf was adjusted until best agreement
between simulation and experiment was achieved. For set B devices, the Nf value
was fitted in the same manner as that of set A, but no other empirical parameters
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device B1 device B2 device B3
Dc (cm
−2 eV −1) 1.143×1013 1.143×1013 1.143×1013
ξc (eV ) 0.1107 0.1107 0.1107
Nf (cm
−2) (+)1.51×1012 (+)6.16×1011 (+)3.55×1011
nCit (cm
−3) 2.97×1017 2.97×1017 2.97×1017
ζCit 1 1 1
vsat (cm/sec) 2.8×105 2.8×105 2.8×105
Table 3.7: Modelling parameters for set B 6H-SiC MOSFETs. With the exception
of the fixed oxide charge density, values are equal to the averages computed from
set A findings.
were optimized. Average empirical parameters were calculated using the value
obtained from the simulation of the set A devices. These averages were than used
as the empirical value set for simulations of set B devices. A comparison between
experimental and simulated data shows that one of the three device simulation
produces I−V curves that overestimated the current. Another one underestimated
it, and the third fits reasonably well. These results are astonishing given the known
process variation among the devices and fact that only the fixed oxide density was
optimized. Plots of the set B simulation results are shown in Figures 3.13 through
3.21. See Table 3.7 for empirical parameter values used in set B.
3.5 The Fixed Oxide Charge Discrepancy
It is apparent that the fixed oxide charge values, Qf , extracted from exper-
iment are not in agreement with those resulting from simulation, so justification
of this discrepancy is required. Recalling the earlier discovery of possible under
estimation of interface trap causing charge by the CP experiment, this missing
negative charge must be accounted for if the observed shift in threshold voltage is
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device A1 device A2 device A3
experimental (cm−2) (+)5.31×1011 (-)1.05×1011 (-)4.78×1011
simulated (cm−2) (+)1.18×1012 (+)7.12×1011 (+)3.80×1011
Table 3.8: Experimental and simulated values of Nf for set A. A discrepancy exits
between the experimentally extracted fixed oxide charge density and the value
extracted by simulation due to oversimplification assumed by the charge pumping
technique.
device B1 device B2 device B3
experimental (cm−2) (+)7.39×1011 (-)2.56×1011 (-)5.03×1011
simulated (cm−2) (+)1.51×1012 (+)6.16×1011 (+)3.55×1011
Table 3.9: Experimental and simulated values of Nf for set B. A discrepancy exits
between the experimentally extracted fixed oxide charge density and the value
extracted by simulation due to oversimplification assumed by the charge pumping
technique.
to be accurately quantified. The only way to achieve this and maintain the con-
sistency of the system is to include the missing charge as part of the fixed oxide
charge value. As a result, when underestimating the negative contribution of inter-
face trap charge to the total surface charge value, the negative contribution of the
fixed oxide charge is inherently overestimated.
See Tables 3.8 and 3.9 for simulated and experimentally extracted values of the
fixed oxide charge density for set A and B, respectively.
For experimentally extracted values of Nf , 4 of the 6 devices were found
to have a negative fixed oxide charge value. The two devices (A1 and B1) having
positively calculated Qf values also have the largest average interface trap density
values, meaning that most of the negative charge was accounted for before calcu-
lating Qf . On the other hand, the energy dependent simulation model accounts
for the negative charge contribution near the band edges, so Qf does not have to
over compensate for negative charge not previously taken into account. For the
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devices studied, I have obtained, through simulation, modelling values for Qf/q (
Nf ) which are comparable to other experimental works[47, 14].
3.6 Chapter Summary
In this chapter several 6H-SiC MOSFET devices were presented along with
their respective experimental data. Experimentally extracted data was used as
a calibration tool for the physics based 6H-SiC MOSFET simulator. Using the
simulator I was able to not only reproduce I−V data in agreement with experiment
and produce, for the first time, accurate interface trap figures of merit but also
identify a potential error produced when performing the charge pumping technique.
The noted error causes an overestimation of the fixed oxide charge density when
dealing with samples that contain large interface trap density of state values. Using
my simulator I was able to identify the error and more accurately quantify the
condition of the semiconductor/oxide interface. Because of the results produced in
this chapter, I am lead to believe that the mobility degradation due to net interface
charge density is considerably higher than any possible degradation due to surface
roughness which is in contrast to conclusions reached by Joshi[38]. This assumption
well be revisited and justified later in the work.
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Figure 3.1: Device profile for 6H-SiC MOSFETs studied in this work.
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 ε = 0.4 eV  ε = 2.6 eV
n = 3x1017 cm−3 
Figure 3.2: Interface trap density of states and electron Fermi distribution with Dc
= Dv = 1×1013 cm−2 eV −1, ξc = ξv = 0.11eV Dito = 1×1012 cm−2 eV −1, and n
= 3×1017 cm−3. The Fermi distribution is representation of an inverted 6H-SiC
MOSFET.
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 ε = 0.4 eV  ε = 2.6 eV
n = 3x1017 cm−3 
Figure 3.3: Product of interface trap density of states profile with and electron
Fermi distribution with Dc = Dv = 1×1013 cm−2 eV −1, ξc = ξv = 0.11eV , Dito =
1×1012 cm−2 eV −1, and n = 3×1017 cm−3. The Fermi distribution is representation
of an inverted 6H-SiC MOSFET. Results show that there are electrons present past
2.6eV .
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 = 0.25 V
experiment − V
DS
 = 0.50 
simulation  − V
DS
 = 0.25 V
simulation  − V
DS
 = 0.50 V
Figure 3.4: Log plot of ID vs. VGS for device A1 at room temperature. Simulation
data is in agreement with experiment throughout the entire range of gate-source
voltages simulated.
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experiment − V
DS
 = 0.50 
simulation  − V
DS
 = 0.25 V
simulation  − V
DS
 = 0.50 V
Figure 3.5: Linear plot of ID vs. VGS for device A1 at room temperature. Simu-
lated and experimental results are in agreement. Simulation was conducted using
optimized modelling values.
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dash−dot:  experiment
cross:        simulation  
Figure 3.6: ID vs. VDS for device A1 at room temperature. Simulated and ex-
perimental results are in agreement. Simulation was conducted using optimized
modelling values.
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experiment − V
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 = 0.50 V
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 = 0.50 V
Figure 3.7: Log plot of ID vs. VGS for device A2 at room temperature. Simulation
data is in agreement with experiment throughout the entire range of gate-source
voltages simulated.
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 = 0.50 V
Figure 3.8: Linear plot of ID vs. VGS for device A2 at room temperature. Simu-
lated and experimental results are in agreement. Simulation was conducted using
optimized modelling values.
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Figure 3.9: Linear plot of ID vs. VDS for device A2 at room temperature. Simu-
lated and experimental results are in agreement. Simulation was conducted using
optimized modelling values.
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 = 0.50 V
Figure 3.10: Log plot of ID vs. VGS for device A3 at room temperature. Simulation
data is in agreement with experiment throughout the entire range of gate-source
voltages simulated.
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Figure 3.11: Linear plot of ID vs. VGS for device A3 at room temperature. Simu-
lated and experimental results are in agreement. Simulation was conducted using
optimized modelling values.
69






















 = 7 V 
V
GS
 = 6 V 
V
GS
 = 5 V 
dash−dot:  experiment   
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Figure 3.12: ID vs. VDS for device A3 at room temperature. Simulated and exper-
imental results are in good agreement. Simulation was conducted using optimized
modelling values.
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 = 0.50 V
Figure 3.13: Log plot of ID vs. VGS for device B1 at room temperature. Simula-
tion was conducted using non-optimized modelling values and underestimates the
experimental results. Despite the mismatch, the results are favorable considering
the surface quality variation among the devices.
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 = 0.50 V
Figure 3.14: Linear plot of ID vs. VGS for device B1 at room temperature. Simula-
tion was conducted using non-optimized modelling values and underestimates the
experimental results. Despite the mismatch, the results are favorable considering
the surface quality variation among the devices.
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Figure 3.15: ID vs. VDS for device B1 - room temperature. Simulation was con-
ducted using non-optimized modelling values and underestimates the experimental
results. Despite the mismatch, the results are favorable considering the surface
quality variation among the devices.
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Figure 3.16: Log plot of ID vs. VGS for device B2 at room temperature. Simulated
and experimental results are in good agreement. Simulation was conducted using
non-optimized modelling values.
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Figure 3.17: Linear plot of ID vs. VGS for device B2 at room temperature. Simu-
lated and experimental results are in good agreement. Simulation was conducted
using non-optimized modelling values.
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Figure 3.18: ID vs. VDS for device B2 at room temperature. Simulated and ex-
perimental results are in good agreement. Simulation was conducted using non-
optimized modelling values.
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Figure 3.19: Log plot of ID vs. VGS for device B3 at room temperature. Simu-
lation was conducted using non-optimized modelling values and overestimates the
experimental results. Despite the mismatch, the results are favorable considering
the surface quality variation among the devices.
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Figure 3.20: Linear plot of ID vs. VGS for device B3 at room temperature. Simu-
lation was conducted using non-optimized modelling values and overestimates the
experimental results. Despite the mismatch, the results are favorable considering
the surface quality variation among the devices.
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Figure 3.21: ID vs. VDS for device B3 at room temperature. Simulation was con-
ducted using non-optimized modelling values and overestimates the experimental
results. Despite the mismatch, the results are favorable considering the surface
quality variation among the devices.
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Chapter 4
High Temperature Modelling and
Beyond
In the previous chapter, I used the drift-diffusion-based simulator to investigate
and further characterize the performance of real world 6H-SiC MOSFETs. By
matching experimentally observed electrical characteristics of the MOSFETs, I have
shown that the simulator can be used to provide insight to current state-of-the-
art silicon carbide devices. Demonstrating the validity of the simulator at room
temperature, I have taken on the tasks of extending the realm of the simulator into
high temperature modelling and characterizing of next generation 6H-silicon carbide
MOSFETs. In order to achieve this, lattice self-heating must be added to the
simulation model, and calibration must be done for high temperature environments.
I accomplish this by examining and simulating the performance of the 6H-SiC
MOSFETs at elevated temperatures, simulating the effects of improved surface
quality, and examining the possible scalability of 6H-SiC MOSFETs.
81
4.1 Heat Conduction
When modelling devices at high temperatures, it is crucial that effects due
to ambient temperature and lattice self-heating are considered. The isothermal
drift-diffusion model presented thus far can account for changes in device perfor-
mance due to ambient temperature variation provided that temperature dependent
model parameters are available. However, it does not explicitly consider device
performance degradation due to lattice self-heating. For this reason the isother-
mal drift-diffusion equations must be amended, and the heat conduction equation
must be included to the semiconductor device model. The equation used to model




= ~∇r · {κ(T ) ~∇rT} +H (4.1)
where T is the semiconductor lattice temperature, cv is heat capacity, κ is thermal
conductivity, and H is the heat generation rate.
According to Wachutka [48], the semiconductor heat generation rate for







+ q(R(T ) −G(T ))[ψp − ψn + T (Pn + Pp)]
−T ( ~Jn · ~∇Pn − ~Jp · ~∇Pp), (4.2)
where ~Jn and ~Jp are the current densities for electron and holes respectively, µn and
µp are the electron and hole mobilities, respectively, R is the net recombination rate
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of carrier pairs, G is the net generation rate of carrier pairs; and ψn,p and Pn,p are the
quasi-Fermi potential and thermoelectric power of electrons and holes, respectively.
Conventional and silicon-on-insulator (SOI) MOSFET simulation results by
Dallmann [49] indicate that nearly all of the heat is generated by means of lattice
self-heating. As a result, the heat generation rate can be simplified to the expression
H = HJoule = ( ~Jn + ~Jp) · ~E (4.3)
where ~E is the electric field. In order to account for the release of heat due to
electron-hole recombination, an additional term is added to the heat generation
rate. With the new term, this expression is given as
H = HJoule = ( ~Jn + ~Jp) · ~E + Eg(T )(R(T ) −G(T )) (4.4)
where Eg(T ) is the temperature dependent energy bandgap and R − G is the net
electron-hole recombination rate.
4.1.1 Thermal Conductivity
Experimental data examined by [50] reveals that the thermal conductivity
of a pure single crystal semiconductor is zero near 0 Kelvin and rises approximately
exponentially to a maximum near 20 K, falls slightly faster than 1/T to about 500 K,
and then varies as 1/T to the melting point[50]. Experimental results also disclose
that the thermal conductivity of highly doped semiconductor material is less than
that of the intrinsic material. This is most likely due the increased probability of
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phonon-electron scattering. According to Maycock, a good rule of thumb for highly
doped samples is to decrease the thermal conductivity value by 20 percent [50]. For
simulation results presented in this work, the following thermal conductivity model
is used [19]













and has been added to the model in [19] in order to account for thermal conductivity
degradation due to heavy doping. κo (4.9
W
cm K
for 6H and 3.7 W
cm K
for 4H) is the
thermal conductivity at 300 K; γT is the power law degradation coefficient of κ(T ),
and C is the net ionized doping concentration. The model is valid in a range of 300
to 600 Kelvin.
Most of the internal energy in the semiconductor is stored via lattice vibra-
tions (phonons). How much internal energy can be stored by the phonons per unit




where U is the net internal energy, and T is the lattice temperature. For silicon




4.1.2 Self-Consistency of Drift-Diffusion and Heat Flow
In order to fuse drift-diffusion and heat conduction into a working model
capable of simulating temperature dependent semiconductor device phenomena, an
additional constraint must be added – localized temperature equilibrium. Localized
temperature equilibrium states that, though the temperature within the device or
material may stray from the ambient temperature drastically, the temperature of
electrons, holes, and lattice at any particular point in space, e. g. ~r0, is the same.
In other words,
Tn(~r0) = Tp(~r0) = TL(~r0) = T (~r0) (4.5)
where Tn is the electron temperature, Tp is the hole temperature, and TL is the
semiconductor lattice temperature. Imposing the localized temperature constraint,
the following model is obtained,




= ~∇r · ~Jn(T ) − q(R(T ) −G(T ))
−q∂p
∂t




= ~∇r · {κ(T ) ~∇rT} +H(T )
where
85
~Jn(T ) = −q{nµn(T )~∇rφ− q~∇r[nDn(T )]} (4.7)
~Jp(T ) = −q{pµp(T )~∇rφ+ q~∇r[pDp(T )]}
H(T ) = { ~Jn(T ) + ~Jp(T )} · {−~∇rφ} + Eg(T ){R(T ) −G(T )}.
4.1.3 High Temperature Modelling
For the sake of clarity, the temperature dependence of several previously
mentioned parameter models was omitted. At this time, the temperature depen-
dency is given for the following: bandgap, intrinsic carrier concentration, minority
carrier lifetime, impact ionization generation, bulk mobility, saturation velocity,
and boundary conditions.
Bandgap and Intrinsic Carrier Concentration Modelling
The bandgap is by far the most well known material characteristic of any
semiconductor material. This is because the band structure - from which the
bandgap is extracted - determines all of the material properties mentioned up to
this point. The bandgap represents the distance from the valence band energy
maximum to the conduction band energy minimum, and this energy distance has a
direct effect on the number of electron and hole pairs that are available to roam the
conduction and valence bands, respectively. In this work temperature dependence
of the bandgap energy is modelled only to the first order and given by the following:
Eg(T ) = Eg0 + αg(T − 300).
86
6H-SiC 4H-SiC




) -3.3×10−4[21] same as 6H
Table 4.1: Bandgap model values for 6H- and 4H-silicon carbide.
See Table 4.1 for bandgap values.











where Nc(T ) and Nv(T ) are the effective density of states in the conduction band
and valence band, respectively, andEg(T ) is the temperature dependent the bandgap
energy discussed above. Effective density of states values are obtained using the
following well known equations













m∗de(dh) is the density of states effective mass for electrons (holes) in the conduction
(valence) band, Mc (3 for SiC) is the number of equivalent conduction band valleys
in the Brillouin zone, and m0 is the rest mass of an electron.
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Minority Carrier Lifetime and Impact Ionization Generation
Mentioned in the previous chapter, the minority carrier lifetimes play a
critical role in computing the recombination rate due to traps in the center of the
bandgap. Shown below is the enhanced, temperature dependent version of the














As with recombination, impact ionization generation is also affected by tem-


















GII(T ) is the net impact ionization generation rate, αn(p)(T ) is the per unit length
generation coefficient for electrons (holes), and bn(p)(T ) is the electric field at which
impact ionization generation becomes significant. This particular model is pre-
sented in [24].
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Bulk Mobility and Saturation Velocity
Both acoustic and optical phonon scattering increase with temperature.
Consequently, both bulk mobility and saturation velocity decrease with temper-
ature. The simulator discussed in this work use a power law dependency in order
to model the degrading temperature effects on bulk mobility and saturation veloc-




















ηb equals 2.4 [6], and ηs equals 2.0.
Boundary Conditions
According to Wachutka[48], when dealing with ideal Ohmic contacts, the
semiconductor thermal conductivity κsemi and internal temperature T of the semi-











is the derivative of the temperature T in the direction normal to the
semiconductor-contact junction. hsemi is the heat transfer coefficient between the
semiconductor and the ambient medium.
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Another boundary condition is imposed on heat that transfers from the












is the derivative of the temperature T in the direction normal to the
material-ambient junction, and hmat is the heat transfer coefficient between the
material (semiconductor or oxide) and the ambient medium.
Gauss’ law is used to define the boundary condition for electric field as it
transfers from the semiconductor to the insulator. A similar condition applies to













whereHsurf is the effective surface heating at the insulator/semiconductor interface.
For the simulation work presented in the dissertation, Hsurf = 0.
Because the temperature at the device boundary may change while solv-
ing for the solution to the drift-diffusion heat flow equations, it is important that
the quasi-neutral condition of the electrons and holes at the Ohmic contacts re-
main consistent with the possible change in temperature. As a result, the carrier
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4.2 High Temperature Results
In addition to testing the room temperature modelling ability of the sim-
ulation, I also desire to know the functionality of its high temperature modelling
capabilities. At the time of this writing, high temperature data was only available
for device A3. Consequently, the comparison of simulation and experimental results
is limited to discussion of MOSFET A3.
For the high temperature simulations, all modelling parameters were initially
kept at their room temperature values. The resulting I − V curves for device A3
are given in Figures 4.1 through 4.4. The ID versus VGS data (Figures 4.1 and 4.2)
are in good agreement for almost the entire range of VGS value despite the fact
that no high temperature optimization was done. This accomplishment validates
the robustness and completeness of the models used to characterize the transport
physics of the SiC MOSFETs. Specifically, the midband density of states and fixed
oxide charge must be correct in order to match the I − V curves in subthreshold.
Additionally, the band edge interface trap values and mobility models must be
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correct in order to match the knee and superthreshold portions of the ID − VGS
data. Most importantly, the agreement shows that the temperature dependence of
the model is correct. Minor divergence from the experimental data at high VGS
values suggest that either the effective screening may be too low.
The increasingly worse agreement between the simulated and experimental
drain current at higher temperatures (Figures 4.3 and 4.4) suggest that the empir-
ical parameter vsat may be a function of interface charge density much like the low
field mobility term, µCit. Usually, as the temperature increases, vsat decreases due
to the increased rate of optical phonon scattering. However, experimental data for
these 6H-SiC MOSFETs shows an increase in current with temperature for both
ID versus VGS and ID versus VDS. Examining the mobility models presented, all
mobility components, with the exception of µCit, decrease with increasing tempera-
ture, yet experimental data shows in increase in mobility as temperature increases.
The only reasonable justification of this is that the reduction of interface trap occu-
pation due to temperature increase has not only increased the net low field mobility
component but also the high field. Increases in the low field mobility with temper-
ature support my earlier claim that the interface charge scattering - and not the
surface roughness - dominates the low field mobility of the MOSFETs used in this
study.
Using the equations presented in chapter 2, the relationship between inter-
face charge and low field mobility is apparent. However, the same can not be said
about the relationship between interface charge and high field mobility. It an ef-
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fort to achieve reasonable agreement between simulated and experimental results
at high temperatures, I have chosen to increased the vsat value. Simulation results
with the new saturation velocity value are shown in Figures 4.5 through 4.7. The
vsat value has been raised to 2.1x10
5 cm/sec for 100 Celsius and 5.0x105 cm/sec
for 200 Celsius. For ID-VGS data the change in vsat causes no effect. However, the
simulated ID-VDS data is in much better agreement with experiment. Expressing
the effect on saturation velocity quantitatively is discussed in the Improving Surface
Quality section of this chapter.
4.3 Improving Surface Quality
In this section I quantify potential device performance of 6H-SiC MOSFETs
due to improved surface quality. These improvements include lowering the net
surface charge density, NT = Nit + Nf , via reduction in fixed oxide and trapped
interface charge and smoothing the surface roughness of the MOSFET. I will present
the results for both room and elevated temperatures.
Using the data gathered from the previous chapter, I have constructed a
device that is representative of the other devices already tested. This new device is
made from the same materials and has the same doping profile as devices mentioned
in chapter 3. Also, like most of the devices previously studied, this device has a gate
length of 4µm and an oxide thickness of 500Å. However, I have chosen a gate width
of 50µm for this device. Since the simulation model is based on a two dimensional
system, the gate width value has no effect on the physics of the system and only
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device C1 device C1s device C2
Dito (cm
−2 eV −1) 1.03×1012 1.03×1012 1.03×1011
Dc (cm
−2 eV −1) 1.143×1013 1.143×1013 1.143×1012
ξc (eV ) 0.1107 0.1107 0.1107
Nf (cm
−2) (+)7.927×1011 (+)7.927×1011 (+)7.927×1010
nCit (cm
−3) 2.97×1017 2.97×1017 2.97×1017
ζCit 1 1 1
vsat (cm/sec) 2.8×105 2.8×105 2.45×106
δsr (V/sec) 1×1013 1×1014 1×1013
Table 4.2: Model values for MOSFETs of set C. C1 is representative of devices
previously studied in this work. C1s is identical to C1 with the exception that C1s
has an improved surface roughness. C2 has a factor of 10 reduction in interface
charge density and improved saturation velocity when compared to device C1.
device C3 device C4 device C4s
Dito (cm
−2 eV −1) 1.03×1010 1.03×109 1.03×109
Dc (cm
−2 eV −1) 1.143×1011 1.143×1010 1.143×1010
ξc (eV ) 0.1107 0.1107 0.1107
Nf (cm
−2) (+)7.927×109 (+)7.927×108 (+)7.927×108
nCit (cm
−3) 2.97×1017 2.97×1017 2.97×1017
ζCit 1 1 1
vsat (cm/sec) 1.166×107 1.867×107 1.867×107
δsr (V/sec) 1×1013 1×1013 1×1014
Table 4.3: Model values for MOSFETs of set C. C3 has a factor of 100 reduction in
interface charge density and improved saturation velocity when compared to device
C1. C4 has a factor of 1000 reduction in interface charge density and improved
saturation velocity when compared to device C1. C4s is identical to C4 with the
exception that C4s has an improved surface roughness.
scales the resulting drain-source current value. The model values for this device
are equal to the average of the values from set A of the previous chapter, with
the exception of the fixed oxide charge density. The fixed oxide charge density is
computed by taking the average value of both sets A and B. This MOSFET is
referred to as device C1, and its values are given in Table 4.2. In Tables 4.2 and 4.3
are the model values for other devices with improved surface quality. All of these
devices will be discussed, and I shall begin with device C1.
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Simulation results for drain current versus gate-source voltage and drain
current versus drain-source voltage curves for MOSFET C1 at room temperature
are shown in Figures 4.8 and 4.9. When multiplying the drain current values of C1
by the appropriate scaling factor (in this case 4), the performance of this device is
comparable to devices from sets A and B of the previous chapter. High temperature
simulations performed at 100 (see Figures 4.10 and 4.11) and 200 Celsius (Figures
4.12 and 4.13) also mimic the high temperature behavior of device A3. That is, as
temperature increases, the current value for a specific voltage bias also increases.
Described earlier, as the temperature elevates, the number of occupied interface trap
states decreases. Therefore, if in fact interface charge scattering is the dominant
scattering mechanism as I have already stated, I expect the effective mobility (and
likewise the current) to also increase with temperature. Current versus voltage for
temperatures are given in Figures 4.14 and 4.15. On both plots the drain current
is higher at 100 and 200 Celsius than at room temperature for any given gate-
source voltage. This behavior is consistent with the behavior of device A3. Figure
4.16 shows the charge carrying interface trap density, Nit, as a function of channel
position for VGS = 6V , VDS = 0.5V . As the temperature increases, the occupied
interface trap density decreases by 10 percent per 100 degrees Celsius. At this
bias, the average electron channel mobilities are 18.8, 25.2, and 31.5 (cm2/V sec)
for room temperature, 100, and 200 degrees Celsius, respectively. Such results
support the assumption that interface charge scattering dominate surface mobility
degradation.
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The first step to an improved surface quality is lowering both fixed oxide
and interface trap densities by a factor of 10 (device C2). I have performed ID
versus VGS and ID versus VDS simulations. Results are given in Figures 4.17 and
4.18. I have also changed the value of the parameter vsat. From high temperature
experiment data of device A3, I deduced that the interface charge density not only
affects the low field mobility but also the high field mobility. This was seen in the
fact that there was an increase in saturation current as the temperature increased.
In order to model this dependency of vsat on the total interface charge density, NT ,
I have included a term similar to that found in the interface charge component of
the low field mobility model. This compensation term is given in Equation 4.19
vsat =
vmax
1 + αv (Nit +Nf )
(4.19)
where vmax is the maximum possible saturation velocity which I have assumed
to be equal to the bulk saturation velocity of 2×107 cm2/V sec, Nit and Nf are
the interface trap charge density and fixed oxide charge density, respectively, and
αv is a fitting parameter. Based on the high temperature data of device A3, αv
has an extracted value of 2.5×10−11 cm2 and results in a vsat value of 2.45×106
for MOSFET C2. Equation 4.19 is used to calculated the theoretical saturation
velocity limit of all devices in set C.
Simulated I−V data for device C2 show impressive increases in current over
its C1 companion. An astonishing 3 to 80 times improvement in certain parts of the
ID − VDS curve is achieved. However, there exist some undesirable behavior in the
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ID−VGS data. For gate-source voltages greater than 5V , the channel mobility, and
consequently the device current, begins to decrease. This behavior is also reflected
in the ID − VDS curve for low values of VDS. A review of the low field mobility
model of chapter 2 shows that all of the low field components are weak functions of




. I will examine more closely the effects of surface roughness shortly using
devices C1s and C4s.
For further improvements in device surface quality, consider MOSFETs C3
and C4. These FETs have a total interface charge density reduction factor of 100
and 1000, respectively. As with ID − VGS curves of device C2, the drain current
begins to decrease at the higher gate-source voltage values. (Figure 4.19.) Both C3
and C4 show a reduction of 20% from the peak drain current value to the value at
VGS equals 5V . Shown in Figures 4.20 and 4.22, the impact of this current reduction
can be seen in the ID−VDS data where the current value for VGS equals 5V is greater
than the value for VGS equals 7V for low VDS. Similar results were presented by
Momosa et al. using silicon, n-channel MOSFETs with 1.5 nanometer thick oxides
and 0.09 µm gate lengths[51]. A comparison of the C3 and C4 I − V curves show
to that there is little improvement in the current yield between interface charge
density reduction factors of 100 and 1000, so some other scattering mechanisms
must be responsible for the lowering of current a high VGS values. I propose that
the other mechanism is service roughness.
Given the evidence presented thus far, one may wonder what the contri-
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bution of the surface roughness is on the I − V characterization of device C1. A
comparison of simulation results for devices C1 and C1s (C1s is identical to de-
vice C1 with the exception of improved surface roughness) is given in Figures 4.23
and 4.24. Data from these I − V plots show that surface roughness could have a
noticeable but minimal effect on the characteristics of devices with interface trap
densities similar to C1. On the other hand, if I improve the surface roughness of
C4 by a factor of 10 (see device C4s in Table 4.3), room and elevated temperature
simulations show that the current yield of the device improves drastically. (Fig-
ures 4.21 through 4.29). These figures reveal that, by first reducing the surface
interface charge density then the surface roughness, 6H-SiC MOSFET performance
can be improved and its behavior made to resemble that of high quality silicon
MOSFETs. These improvements produce an increase of drain current, a reduc-
tion of surface roughness induced drain current lowering, the observance of high
temperature performance degradation. Such results firmly establish the argument
that, for the 6H-SiC MOSFETs studied, surface roughness degrade performance
only after significant reduction in the surface interface charge density has been
achieved. Consequently, I have deduced that the surface charge due to interface
trap is largely responsible for the performance degradation observed in state-of-the-
art 6H-SiC MOSFETs. So, as the interface charge density reduces, surface quality
due to roughness becomes increasingly important. A comparison of the various
surface qualities and its effect on drain current can be seen in Figure 4.30.
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4.4 Scalability of SiC MOSFETs
Having shown potential device performance due to improvements in surface
quality, it is time to investigate the scalability of the SiC MOSFETs. This inquiry
is motivated by the fact that large scale integration (LSI) of silicon carbide MOS-
FETs could result in the achievement of integrated power and high temperature
circuitry not possible with silicon. Experimental investigations of the scalability of
n-channel enhancement mode 6H-SiC MOSFETs conducted by Lam and Kornegay
[52] reveal that a segment of lightly-doped drain (LDD) region is necessary to reduce
punchthrough effects for channel lengths less than 0.3µm; however, the devices in
[52] have a reported interface state density (D̄it) value of 1.1×1011 cm−2 and a fixed
oxide charge density (Nf ) of (+)3.0×1012 cm−2. Such high interface concentrations
may have an effect on the punchthrough behavior of MOSFETs. For the 1, 0.5,
and 0.25 micron devices presented in this section, the interface charge density and
surface roughness parameters are equal to those of device C4s (see Table 4.3). The
oxide thickness of each MOSFET is 125, 63, and 32 Angstrom, respectively; the
width of each device is 50µm. Each of these devices uses a simple box geometry for
the source and drain region - no LDD region is present. The initial doping profile
for the 1µm 6H-SiC MOSFET is shown in Figure 4.31.
Let us examine the I−V characteristics of each device in order to determine
whether the limiting scalability factor is a function of device geometry or surface
quality. I − V curves for the 1µm are presented in Figures ?? and 4.33. Similar
to the results of devices C2-C4, surface roughness dominates at high gate-source
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voltages, even with the improved surface roughness parameter value of device C4s.
The surface roughness dominant behavior continues and is magnified in the ID−VGS
characteristics of both the 0.5 (Figure 4.34)and 0.25 (Figure 4.35) micron devices.
The preceding results reveal that reduction of interface charge only is not
enough to produce high quality, submicron 6H-SiC MOSFETs thus forcing further
improvements to the surface roughness in order to observe the full current yielding
potential of the scaled devices. As a result, I have improved the surface roughness
of both the 0.5µm and 0.25µm devices by a factor of 5. Simulations results of the
newly improved 0.5µm and 0.25µm FETs are given in Figures 4.36 and 4.37 and
Figures 4.38 and 4.39, respectively. A comparison among the room temperature
performance of the 1, 0.5, and 0.25µm devices is presented in Figures 4.40 and
4.41. Simulation data has shown that, by improving the surface quality of SiC
MOSFETs, submicron technology without the use of complex doping profiles is
achievable.
4.5 Chapter Summary
I have presented both room and high temperature data for 6H-SiC MOS-
FETs and have achieved agreement between experimental and simulated data at
high temperatures. Succeeding in this task in a note worthy accomplishment given
numerical complexities associated with numerically solving the drift-diffusion heat
flow equation set for wide bandgap materials such as silicon carbide. Using exper-
imentally calibrated model values, I have shown that a factor of 100 improvement
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in the reduction of net interface charge will greatly enhance performance of 6H-SiC
MOSFETs; however, in order to produce the next generation of submicron SiC
MOSFETs, improvements must also be achieved in the area of surface roughness
smoothing.
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experiment − room temp.
experiment − 100 C
experiment − 200 C
simulation  − room temp.
simulation  − 100 C
simulation  − 200 C
V
DS
 = 0.25 V 
Figure 4.1: Drain current versus gate-source voltage the device A3 at room temper-
ature, 100 Celsius, and 200 Celsius for a drain-source voltage equal to 0.25 Volts.
Agreement between simulation and experiment is achieved without changing any
of the room temperature model values.


















experiment − room temp.
experiment − 100 C
experiment − 200 C
simulation  − room temp.
simulation  − 100 C
simulation  − 200 C
V
DS
 = 0.25 V 
Figure 4.2: Linear scale of drain current versus gate-source voltage the device A3
at room temperature, 100 Celsius, and 200 Celsius for a drain-source voltage equal
to 0.25 Volts. Agreement between simulation and experiment is achieved without
changing any of the room temperature model values.
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cross:       simulation 
V
GS
 maximum = 7 V
V
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 step           = 1 V 
Figure 4.3: Drain current versus drain-source voltage for device A3 at 100 Celsius.
Simulation results are in good agreement with experiment for gate-source voltages
of 5 and 6 Volts. When the gate-source voltage is equal to 7 Volts, the simulation
underestimates the drain current by 20 percent.























cross:       simulation 
V
GS
 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.4: Drain current versus drain-source voltage for device A3 at 200 Celsius.
Simulation results are in reasonable agreement with experiment for gate-source
voltage of 5 Volts. When the gate-source voltage is equal to 6 and 7 Volts, the
simulation underestimates the drain current by 25 and 45 percent, respectively.
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experiment  − 100 C
simulation    − 100 C
experiment  − 200 C
simulation    − 200 C
Figure 4.5: Drain current versus gate-source voltage for device A3 at 100 and 200
Celsius with improved saturation velocity value.
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cross:       simulation 
V
GS
 maximum = 7 V
V
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 step          = 1 V
Figure 4.6: Drain current versus drain-source voltage for device A3 at 100 Cel-
sius with a corrected saturation velocity value of 2.1x105 cm/sec. Simulation and
experiment are in reasonable agreement for all gate-source voltages shown.























cross:       simulation 
V
GS
 maximum = 7 V
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 step          = 1 V
Figure 4.7: Drain current versus drain-source voltage for device A3 at 200 Cel-
sius with a corrected saturation velocity value of 5.0x105 cm/sec. Simulation and
experiment are in reasonable agreement for all gate-source voltages shown.
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 = 0.25 V
V
DS
 = 0.50 V
Figure 4.8: Drain current versus gate-source voltage of device C1 at room temper-
ature for a drain-source voltage of 0.25 and 0.5 Volts. C1 is representative of the
sets A and B 6H-SiC MOSFETs.





















 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.9: Drain current versus drain-source voltage of device C1 at room temper-
ature. C1 is representative of the sets A and B 6H-SiC MOSFETs.
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 = 0.25 V
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 = 0.50 V
Figure 4.10: Drain current versus gate-source voltage of device C1 at 100 Celsius
for a drain-source voltage of 0.25 and 0.5 Volts. C1 is representative of the sets A
and B 6H-SiC MOSFETs.
























 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.11: Drain current versus drain-source voltage of device C1 at 100 Celsius.
C1 is representative of the sets A and B 6H-SiC MOSFETs.
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 = 0.25 V
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 = 0.50 V
Figure 4.12: Drain current versus gate-source voltage of device C1 at 200 Celsius
for a drain-source voltage of 0.25 and 0.5 Volts. C1 is representative of the sets A
and B 6H-SiC MOSFETs.




















 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.13: Drain current versus drain-source voltage of device C1 at 200 Celsius.
C1 is representative of the sets A and B 6H-SiC MOSFETs.
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T = room temp.
T = 100 C
T = 200 C
V
DS
 = 0.25 V
Figure 4.14: Drain current versus gate-source voltage of device C1 at various tem-
peratures for a drain-source voltage of 0.25 and 0.5 Volts. C1 is representative of
the sets A and B 6H-SiC MOSFETs.


















T = room temp.
T = 100 C
T = 200 C
V
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 = 7 V
Figure 4.15: Drain current versus drain-source voltage of device C1 at various
temperatures. C1 is representative of the sets A and B 6H-SiC MOSFETs.
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 = 6 V
V
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 = 0.5 V 
Figure 4.16: Occupied interface trap density of device C1 at VGS = 6V , VDS = 0.5V
for various temperatures. The trap density is decreasing at a rate of 10 percent per
100 degrees.
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 = 0.25 V
V
DS
 = 0.50 V
Figure 4.17: Drain current versus gate-source voltage of device C2 at room temper-
ature. The interface charge density of device C2 is reduced by a factor of 10 when
compared to C1. Though the drain current is considerably higher when compared
to C1, notice the decrease in drain current after the gate-source value of 5 Volts.


















 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.18: Drain current versus drain-source voltage of device C2 at room tem-
perature. The interface charge density of device C2 is reduced by a factor of 10
when compared to C1. Drain current is considerably higher when compared to C1.
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 = 0.50 V
Figure 4.19: Drain current versus gate-source voltage of device C3 at room temper-
ature. The interface charge density of device C3 is reduced by a factor of 100 when
compared to C1. Though the drain current is considerably higher when compared
to C1, notice the decrease in drain current after the gate-source value of 4 Volts.



















 maximum = 7 V
V
GS
 step           = 2 V 
Figure 4.20: Drain current versus drain-source voltage of device C3 at room tem-
perature. The interface charge density of device C3 is reduced by a factor of 100
when compared to C1. Drain current is considerably higher when compared to C1.
Notice the overlap of drain current values at VGS equal to 5 Volts and VGS equal to
7 Volts for low drain-source voltage values.
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Figure 4.21: Drain current versus gate-source voltage of device C4 at room temper-
ature. The interface charge density of device C4 is reduced by a factor of 1000 when
compared to C1. Though the drain current is considerably higher when compared
to C1, notice the decrease in drain current after the gate-source value of 4 Volts.



















 maximum = 7 V
V
GS
 step           = 2 V 
Figure 4.22: Drain current versus drain-source voltage of device C4 at room tem-
perature. The interface charge density of device C4 is reduced by a factor of 1000
when compared to C1. Drain current is considerably higher when compared to C1.
Notice the overlap of drain current values at VGS equal to 5 Volts and VGS equal to
7 Volts for low drain-source voltage values.
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b) a with improved surface roughness
a) 
b) 
Figure 4.23: Drain current versus gate-source voltage of device C1s at room tem-
perature. The surface roughness of device C1s is reduced by a factor of 10 when
compared to C1. Notice that a tenfold improvement in surface roughness makes
only a small improvement to the drain current.




















a) average of N
T
 values
b) a with improved surface rougness
a) 
b) 
Figure 4.24: Drain current versus drain-source voltage of device C1s at room tem-
perature for VGS equal to 6 Volts. The surface roughness of device C1s is reduced
by a factor of 10 when compared to C1. Notice that a tenfold improvement in
surface roughness makes only a small improvement to the drain current.
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 = 0.50 V
Figure 4.25: Drain current versus gate-source voltage of device C4s at room tem-
perature. The surface roughness of device C4s is reduced by a factor of 10 when
compared to C4. Notice that the drain current continues to increase as a gate-source
voltage increase when the surface roughness is improved.



















 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.26: Drain current versus drain-source voltage of device C4s at room tem-
perature. The surface roughness of device C4s is reduced by a factor of 10 when
compared to C4. Notice that there is not overlap of drain current values.
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 step           = 1 V 
Figure 4.27: Drain current versus drain-source voltage of device C4s at 100 Celsius.
The surface roughness of device C4s is reduced by a factor of 10 when compared to
C4. Notice that the drain current decreases as a function of temperature.





















 maximum = 7 V
V
GS
 step           = 1 V 
Figure 4.28: Drain current versus drain-source voltage of device C4s at 200 Celsius.
The surface roughness of device C4s is reduced by a factor of 10 when compared to
C4. Notice that the drain current decreases as a function of temperature.
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T = room temp.
T = 100 C
T = 200 C
V
GS
 = 7 V
Figure 4.29: Drain current versus drain-source voltage of device C4s at various
temperatures. The surface roughness of device C4s is reduced by a factor of 10
when compared to C4. Notice that the drain current decreases as a function of
temperature.
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a) average of N
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 values
b) factor of 10 reduction in N
T
c) factor of 100 reduction in N
T
d) factor of 1000 reduction in N
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 = 0.25 V
Figure 4.30: Drain current versus gate-source voltage of set C devices at room tem-
perature. Drain current values increase drastically as the interface charge density
is decreased by a factor of 100. There is little improvement in drain current once
interface charge density values are reduced further than one hundredfold. After
this point reduce in surface roughness increases drain current values.
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Figure 4.31: Initial Doping Profile for 50µm by 1µm device
122




















 = 0.25 V
V
DS
 = 0.50 V
Figure 4.32: Drain current versus gate-source voltage of 1µm device at room tem-
perature. Notice the decrease in drain current value due to surface roughness after
a gate-source voltage of 3 Volts.























 maximum = 5 V
V
GS
 step           = 1 V 
Figure 4.33: Drain current versus drain-source voltage of 1µm decvice at room
temperature. Notice the slight overlap a drain current values between V GS equal
to 4 Volts and V GS equal to 5 Volts due to surface roughness.
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 = 0.25 V
V
DS
 = 0.50 V
Figure 4.34: Drain current versus gate-source voltage of 0.5µm device at room
temperature. Notice the decrease in drain current value due to surface roughness
after a gate-source voltage of 2.5 Volts.
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 = 0.25 V
V
DS
 = 0.50 V
Figure 4.35: Drain current versus gate-source voltage of 0.25µm device at room
temperature. Notice the decrease in drain current value due to surface roughness
after a gate-source voltage of 2 Volts.
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 = 0.25 V
V
DS
 = 0.50 V
Figure 4.36: Drain current versus gate-source voltage of 0.5µm device with im-
proved surface roughness at room temperature. Notice the slight decrease in drain
current value due to surface roughness after a gate-source voltage of 4 Volts.


















 maximum = 5 V
V
GS
 step           = 1 V 
Figure 4.37: Drain current versus gate-source voltage of 0.5µm device with im-
proved surface roughness at room temperature.
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 = 0.25 V
V
DS
 = 0.50 V
Figure 4.38: Drain current versus gate-source voltage of 0.25µm device with im-
proved surface roughness at room temperature. Notice the decrease in drain current
value due to surface roughness after a gate-source voltage of 2.5 Volts.


















 maximum = 5 V
V
GS
 step           = 1 V 
Figure 4.39: Drain current versus gate-source voltage of 0.25µm device with im-
proved surface roughness at room temperature.
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1      µm device
0.5   µm device
0.25 µm device
Figure 4.40: Drain current versus gate-source voltage of 1, 0.5, and 0.25µm devices
with improved surface roughness at room temperature.


















1      µm device




 = 5 V
Figure 4.41: Drain current versus drain-source voltage of 1, 0.5, and 0.25µm devices
with improved surface roughness at room temperature. The gate-source voltage is





Simulation in SiC MOSFETs
I have shown the drift-diffusion equations for silicon carbide MOSFETs. Addition-
ally, I have presented data based on this set while never addressing how this set of
nonlinear partial differential equations is practically represented and solved. In this
chapter, I remove the curtain veiling the wizard known as The Simulator. Namely, I
expose my simulation methodologies and implementation techniques which include
the following:
• description of the simulation flow process with a qualitative description of
each phase of the flow process
• a detailed look of how the world of analytical expressions and symbolic rep-
resentation is transformed into the realm of numerical approximation with
finite difference theory leading the way
• a further look into the two main solving engines of the simulator - the Vec-
torized Gauess-Seidel (VGS) Engine and the Smart Newton Engine.
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5.1 Simulation Flow
Before diving into the specifics of computational mathematics, it is impor-
tant that readers understand the system flow of the SiC MOSFET drift diffusion
heat flow simulator. So, I will spend the next few paragraphs defining the function
of each phase of the drift diffusion heat flow Simulator. A flow chart for this system
is shown in Figure 5.1.
5.1.1 Phase One - Scoping the Device
In phase one very little computation is done and even less solving is at-
tempted. This phase consists mostly of setting up constraints and conditions based
on user input information. First, the user supplies information about the device;
the data is formatted then stored into the simulator Input structure. This data
format contains information such as the device type and geometry, doping profile,
device quality metrics (such as surface quality), ambient temperature, simulation
specifics, and convergence requirements. Using the Input as a recipe for the device
to be modelled, the process is ready to Start. Following the execution of Start, The
Simulator computes the Boundary Conditions for the device based on information
contained in the Input. Next, an Initial Guess is computed, not only for the elec-
trostatic potential, electron and hole concentrations, and temperature variables but
also for variable dependent physical parameters such as mobility, intrinsic carrier
concentration, bandgap, etc. The Initial Guess results for both variables and vari-
able dependent physical parameters are then passed to the Vectorized Gauss-Seidel
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(VGS) Engine, and the process of solving begins. Phase one of the simulation
process flow is highlighted in Figure 5.2.
5.1.2 Phase Two - The Vectorized Gauss-Seidel Engine
A flow diagram highlighting phase two of the simulation flow can be found
in Figure5.3, but before the specifics of phase two can be discussed, a review the
Gauss-Seidel method for matrix solving is needed. When using the Gauss-Seidel
iterative method for matrix solving, there exists some matrix equation set
Ax = b (5.1)
where x is the unknown vector variable and exact solution to the matrix set, A
is the coefficient matrix, and b is the known product of Ax. If a linear iterative
method is used, then the problem can be restated as follows:
Px(k+1) = Nx(k) + b. (5.2)




If all of the diagonal entries of A are nonzero, the corresponding unknown in each













, i = 1, ..., n. (5.4)
Building on this concept, the Gauss-Seidel linear iterative method uses the available
values of x
(k+1)
i (values of xi that have already been computed by the k + 1-th
iteration) at the k+1-th step in order to solve the system. The linear system above





















, i = 1, ..., n. (5.5)
In the situation presented in the paragraph above, the variable ~x is com-
puted. The Vectorized Gauss-Seidel Engine uses the principles of Gauss-Seidel, but
instead of solving only one variable, it solved for many. For the drift diffusion heat
flow equations the matrix set is defined as follows:
Aφ~φ = ~bφ(~n, ~p) (5.6)
An(~φ)~n = ~bn(~p) (5.7)
Ap(~φ)~p = ~bp(~n) (5.8)
where φ, n, and p are the electrostatic potential, electron concentration, and hole
concentration, respectively. Aφ, An, and Ap are the coefficient matrices for the
Poisson, Electron Continuity, and Hole Continuity equations, respectively (An(~φ)
and Ap(~φ) are functions of φ), and bφ(~n, ~p), bn(~p), and bp(~n) are the respective right
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The details of how matrix sets 5.9-5.11 are solved will be discussed later.
After each of the matrix sets are solved, a Convergence Test is conducted
in order to determine whether or not The Simulator can move to the next phase.
The Convergence Test compares the values of φ, n, and p before entering the VGS
Engine to the values computed after exiting the VGS Engine. If the convergence
criteria is not satisfied, this phase moves to the Update stage (see Figure 5.3).
Update sets new pre-VGS values for φ, n, and p. After updating is complete, the
VGS Engine is re-entered, and this phase is repeated until global convergence is
achieved, engine switch convergence is reached, or the maximum number of allowed
iteration has been reached.
5.1.3 Phase Three - The Smart Newton Engine
The Smart Newton Engine is used because, like the traditional Newton’s
Method, it converges faster than Gauss-Seidel based approaches. However, despite
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its quickness, Newton’s method requires a good initial guess in order for the system
variable to converge to the correct solution. In this regard the Smart Newton
Engine is not as robust as the VGS Engine. For this reason, I start with the VGS
Engine solver and switch to phase three only after the engine switch convergence
value has been satisfied for φ, n, and p. (Figure 5.5)
Due to the potentially large difference between the electron and hole con-
centrations in silicon carbide, even a ”good Newton guess” can diverge into the
numerical abyss. To circumvent this problem, I implement the Smart Newton En-
gine. Convergence theory dictates that the VGS Engine will eventually converge to
the matrix set solution given a reasonable starting point, a well-conditioned coeffi-
cient matrix, and enough iterations. Consequently, I know that the VGS Engine is
steadily moving towards the numerical solution, and this result has valuable impli-
cations. Specifically, I know that the initial Newton guess provided by phase two
is moving toward the actual solution. So, if subsequent Smart Newton iterations
at particular points in the vector array of φ, n, or p begin to diverge greatly from
the previous solution at a given point, the newly computed value at that location
is rejected and the old one remains. Adding this constraint to Newton’s Method
requires that memory of the previously computed values must be maintained; thus,
the Newton Engine must be Smart.
Each time the Smart Newton Engine is executed, a convergence test is done.
If global convergence is satisfied, than the system passes to the next phase. Oth-
erwise, phase three moves to the Update stage and the Smart Newton process is
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repeated.
5.1.4 Phase Four - Calculation of Current and Temperature
Phase four of The Simulator includes calculating the current and solving
for the temperature of the SiC MOSFET. Since the variables φ, n, and p have
been computed to within the error of the pre-specified global converence and the
mobility is known, calculation of electron and hole currents throughout the device
is trivial. Using the computed current value, both the heat generation rate and
impact ionization rate are computed. After the heat generation rate is calculated,
the Simulator solves the heat flow equation for the temperature variable. Once
the temperature is computed, another Convergence Test is executed comparing the
previous and newly calculated values for temperature and the impact ionization
rate. If these new values for temperature and impact ionization generation rate
have not migrated too far from their pre-phase-four values, the solutions for φ,
n, p, and T are labelled as accurate and correct. The simulation terminates and
output is generated. This path is shown in Figure ??. On the contrary, if the values
for temperature or impact ionization generation rate are intolerably different from
their pre-phase-four values, New Boundary Condition are established (due to the
change in temperature), an update is performed, and phase two is re-entered. This
path is displayed in Figure ??. The Simulator waives its magic wand again in an
effort to solve the drift diffusion heat flow equations until a solution is found or the
maximum number of iterations is reached.
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5.2 Finite Difference Discretization of the Drift-
Diffusion Heat Flow Equations
In order to solve the drift diffusion heat flow equations numerically, each
equation must be discretized before the phases mentioned in the previous section
can be executed. In this section I present the discretized form for the Poisson,
current continuity, and heat flow equations. Formalism of how Poisson’s equation
and the electron and hole current continuity equation are discretized can be found
in [19] and [53]. These same methods are also applied to the heat flow equation.
Each equation is discretized in two dimensions using the finite difference
method where each position, (x, y), in the device is mapped to a mesh point, (i, j).
The position of x, at the ith mesh line is designated by the notation xi; likewise, the
position of y, at the jth mesh line is designated by the notation yj. Occasionally,
an equation calls for information that has been defined between two mesh points
in order to evaluate an expression such as a first order derivative; these points are
designated by (i ± 1
2
, j) or (i, j ± 1
2
). The superscript s refers to solutions for
the current time iteration while s+ 1 refers to solutions of the next time iteration
where ts+1 = ts+∆ts+1. Before presenting the discretized equations, I define several
variables for convenience of the reader. Presented first is the Bernoulli equation β
as a function of the variable γ, and the derivative of the Bernoulli equation, dβ,
with respective to γ.
β(γ) =
γ
exp(γ) − 1 (5.12)
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dβ(γ) =
exp(γ) − 1 − γ exp(γ)
(exp(γ) − 1)2 (5.13)
Next are the variables representing the distance between x and y mesh points,
respectively.
hi = xi+1 − xi, kj = yj+1 − yj (5.14)
Likewise, I have defined variables that represent the difference between φi,j and its
neighbors.
η1 = φi,j − φi+1,j, η3 = φi−1,j − φi,j (5.15)
ζ1 = φi,j − φi,j+1, ζ3 = φi,j−1 − φi,j
Finally, I define variables the are used to combine the mesh and mobility product





























Poisson’s equation gives an analytical representation of the relationship be-
tween electrostatic potential, φ, and the net charge distribution. For a semicon-
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ductor device, this charge distribution is the result of electrons, holes, and ionized
dopant sites. Poisson’s is shown below.
F φ = ~∇2rφ−
q
ε
{n− p− C(~r, T )} = 0 (5.17)
Using the principles of centered finite difference, the discretization of Poisson’s







































(ni,j − pi,j − Ci,j) = 0. (5.18)
Electron and Hole Continuity Equations
Though Scharfetter and Gummel [54] first formulated the Bernoulli based
expression for electron and hole current densities, McAndrew et al. [53] derived
a current density equation which included both electron and hole temperature.
Adding the localized temperature constraint mentioned in chapter 4, I have ob-
tained discretized expressions for both the electron and hole continuity equations.






~Jn(T ) = −q{nµn(T )~∇rφ− q~∇r[nDn(T )]} (5.20)
are the analytical expressions for both electron continuity and current density equa-
tions, respectively. Using the techniques mention above along with the following





























































































the discretized version of the electron continuity equation is represented by
















































Likewise, the hole continuity equation is discretized as follows:
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The heat conduction equation is




where the heat generation rate H(T ) is given by
H(T ) = { ~Jn(T ) + ~Jp(T )} · {−~∇rφ} + Eg(T ){R(T ) −G(T )}, (5.32)
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T is the lattice temperature, and κ is the thermal conductivity.
First, the partial derivative with respect to x is discretized.
κ ~∇xT = κ
∂T
∂x



















is evaluated by subtracting the first derivative
terms at (i± 1
2
, j) and dividing by the average mesh point difference of hi and hi−1.
The following is obtained for the x direction,







































The heat generation rate, H(T ), can be discretized directly since values for Jni ,
Jpi , Ei (from −~∇rφ), Ri, Gi, and Egi have all been evaluated by the time the
heat conduction equation is solved. The final form of the two dimensional finite






















































T s+1i,j − T si,j
∆ts+1
= 0
Hi,j = ~Ei,j · ( ~Jni,j + ~Jpi,j) + Egi,j(Ri,j −Gi,j). (5.37)
5.3 Numerical Methods
Up until now I have described the flow process for the drift-diffusion heat
flow simulation and presented the discretized versions of each equation used in
the simulation process. In this section we will look more closely at the numerical
methods used in the VGS, Smart Newton, and Temperature solving phases of the
simulator.
Variable Manipulation
Until this point I have presented the drift-diffusion heat flow equations as set
of partial differential equations with variables φ, n, p, and T . However, the solver
implementation used by the Simulator actually solves and performs convergence
test on the variables φ, ψn, ψp, and VT . φ, of course, is the electrostatic potential,
and VT is the thermal voltage defined previously as VT =
kBT
q
. ψn and ψp are the
quasi-Fermi potential for electrons and holes, respectively.
If the variables φ, n, p, and T are solved directly, phase three of the Simulator
would have to account for variable variations in the range of 10−40 to 1020. Such
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a ∆ range usually requires additional linear scaling of the equation set in order to
achieve convergence. Though this is an acceptable approach, picking the scaling
quantities is usually not done a priori because it is not known in advance that
the computation will fail. In addition to this, scaling constants are sometimes
implemented as function of the intrinsic carrier concentration, but this approach
is not feasible for two reasons. One, since I have incorporated lattice self-heating,
the intrinsic carrier concentration may vary vary drastically within a given group of
mesh node, so the scaling is no longer linear, and the equations are no longer valid.
Two, for wide bandgap materials such as SiC, the intrinsic carrier concentration
is a very low number, and thus does not make a good scaling constant. On the
other hand, using φ, ψn, ψp, and VT , instead, my range variations is limited to
approximately -Vmax to +Vmax where Vmax is the absolute value of the maximum
applied voltage (assuming that Vmax is greater than the built-in potential of the
device. No scaling is required.
Vectorized Gauss-Seidel Engine
Mentioned earlier, the Vectorized Gauss-Seidel Engine is the first attempt at
solving the drift-diffusion equations. At this time I will explain the methods used to
solve the Poisson equation as well as the Electron and Hole Continuity Equations.
Poisson Solver Using Fixed Point Newton Method Thus far, I have pre-
sented the charge possessing quantities (qn, qp, and qC) of Poisson’s equation as
though they were independent of the variable φ, but this is not true. To the con-
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trary, each of this quantities is exponentially dependent on φ, and so, for The
Simulator, Poisson’s equation is more accurately represented by the following
F φ = ~∇2rφ−
q
ε
(n(φ, T ) − p(φ, T ) − C(~r, φ, T )) = 0 (5.38)
where I have now included an explicit φ and T dependence on the quantities n, p,
and C. Starting with expressing the electron and hole concentrations in terms of
quasi-Fermi potentials, I have built on previous work[55, 56] by adding temperature
dependence and incomplete ionization.












































ψn and ψp are the quasi-Fermi potentials for electrons and holes, respectively. Sub-




















































































A closer coupling of the variable φi,j to the charge carrying parameters has be
achieved, but a nonlinear dependence in F φi,j with respect to φi,j has been produced.
In order to handle this issue, I use a variation of the iterative fixed-point
method describe in [57, 55, 56]. Because Poisson’s equation is presented in such
a manner that the entire expression is equal to zero, I need only to solve for the
roots of the equation, and since there is a nonlinear dependence on the sought after
variable, Newton’s method is a prime candidate for solving this set of equations. I
begin by solving fφi,j - the partial derivative of F
φ

































































































Applying the principles of Newton’s method, I obtain




i,j(φi,j)∆φi,j = 0 (5.42)





For a given mesh point (i, j), ∆φi,j is continually computed and φi,j continu-
ally updated until |∆φi,j| is smaller than some pre-specified convergence value or a
maximum iteration value is reached. This process is repeated for every mesh point
not on the boundary. Once all non-boundary points in ~φ have been computed, The
Simulator exits the Poisson solver portion of the VGS Engine.
Linear Iteration and the Continuity Equations As stated in the section
on simulation process flow, once the fixed-point Newton method is used to solve
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Poisson’s equation, the computed values of ~φ are used to solve the Electron and Hole
Continuity equations. Like Poisson’s equation the Electron and Hole Continuity
equations are non-linear, but unlike Poisson’s equation, the non-linearity in the
continuity equations very subtle and can be ignored without reeking havoc on linear
iterative solving techniques. For convenience I have included the discretized electron













































where the carrier recombination rate is defined as follows:
Ri,j =
(ni,jpi,j − n2ii,j)
τni,j(pi,j + nii,j) + τpi,j(ni,j + nii,j)
(5.45)
+(ni,jpi,j − n2ii,j)(Cnn+ Cpp).
Rearranging the equality so that the only ni,j is present on the left hand
side results in the following
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ni,j = (5.46)
























































Γi,j = τni,j(pi,j + nii,j) + τpi,j(ni,j + nii,j) Πi,j = (Cnni,j + Cppi,j).
Arranging the electron current continuity equation this way, transforming it to a
















































In Equation 5.49 m refers to the most recently computed value of the electrostatic
potential gained by solving Poisson’s equation. k refers to values of ψni,j and
ni,j from the previous linear iteration of the electron current continuity equation.
k + 1 is the current linear iteration in which ni,j is being solved. Due to the
small impact of changes in Γi,j and Πi,j as a result of changes in ni,j, these ni,j
dependent terms are keep on the left right hand side of the equation. After each
step of a particular iteration is completed, the electron concentration is converted
to quasi-Fermi potential (Equation 5.49, and a converge test is performed on the
quasi-Fermi potential. Mentioned previously, this process is repeated for each non-
boundary mesh point node until convergence is achieved or the maximum number of












Once the errors between VGS Engine iterations for φ, ψn, and ψp have
dropped below the specified threshold (the engine switch value), the Smart Newton
Engine is entered. Unlike the VGS Engine, the drift-diffusion heat flow equations
remain coupled, and so φ, ψn, and ψp must be computed simultaneously. This
is accomplished by defining a Jacobian matrix and solving for the changes in the
three variable between iterations. This process is represented mathematically in
Equation 5.50. The vector symbol ~x (x is used in place of φ, ψn, and ψp) is used
to signify that an operation is performed for all non-boundary mesh points of the




















































































Once the Smart Newton matrix is solved, updates to the variables are made using
the following
~xk+1 = ~xk + ∆~xk (5.51)
where ~x may be the vector variable φ, ψn, or ψp.
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I have already shown that the functions F φ, Fψn , and Fψp are equal to zero;
thus, the Smart Newton Engine is a root solver. In the following pages, I present the
matrix elements of the Smart Newton Jacobi, starting with the partial derivatives
of F φ, the first row. Rewriting the first row using products and summations, the
following is obtained.
F φi,j(
~φ+ ∆~φ, ~ψn + ∆~ψn, ~ψp + ∆~ψp) = (5.52)
F φi,j(
















































































































































































Recalling the relationship between the electron concentration ni,j and electron





came be easily made,







F ni,j = F
ψn
i,j (5.63)
and the partial derivatives are computed as they were for the electrostatic potential.
Fψni,j (
~φ+ ∆~φ, ~ψn + ∆~ψn, ~ψp + ∆~ψp) = (5.64)
Fψni,j (








































(nii,jτpi,j + pi,jτni,j)(nii,j + pi,j)
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(nii,jτpi,j + pi,jτni,j)(nii,j + pi,j)
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(nii,jτpi,j + ni,jτni,j)(nii,j + ni,j)
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Similarly, the derivatives of the hole function are computed.




























































(nii,jτpi,j + ni,jτni,j)(nii,j + ni,j)
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(nii,jτpi,j + ni,jτni,j)(nii,j + ni,j)
(



























































































































(nii,jτpi,j + ni,jτni,j)(nii,j + ni,j)
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Current Computation and Heat Flow
Once the Smart Newton Engine produces values that meet the specified
error condition, phase four, current calculation and temperature computation, is
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entered. Like the Vectorized-Gauss-Seidel of phase two, the Heat Flow equation
is solved using a linear iteration method. The Step used to acquire the numerical































































































αTi+1,j + βTi−1,j + δTi,j+1 + γTi,j−1 +Hi,j






























αkT ki+1,j + β
kT ki−1,j + δ










After the temperature is computed, the thermal voltage is calculated and a con-
vergence test is performed. If the convergence test produces errors that are less
than the specific maximum error value, output is generated, and the simulation is
terminate. Otherwise, the Simulator returns to phase two.
5.4 Chapter Summary
In this chapter the simulation flow process for solving the drift-diffusion
heat flow equations was presented. In addition, the numerical details associated
with each of these processes and their finite difference representation have been
discussed.
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Figure 5.1: Drift-diffusion heat flow simulation flow chart showing the various
phases and conditional loops.
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Figure 5.2: Phase 1 - initializing the Simulator. This phase of the simulation process
consist of defining the device, setting the boundary condition, and computing the
initial guess solution to the drift-diffusion heat flow equations.
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Figure 5.3: Phase 2 - Vectorized Gauss-Seidel Engine. During this phase, linear
iteration techniques are used to solve the Poisson equation as well as the electron
and hole continuity equations.
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Figure 5.4: The Update Flow is used to reseed the thermal voltage, electrostatic
potential, electron and hole quasi-Fermi potentials, and any models that depend
on the other values mentioned before entering a computation phase.
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Figure 5.5: Phase 3 - Smart Newton Engine Flow. In this phase traditional drift-
diffusion equations are coupled and solved. If the newly computed value at a given
mesh point strays drastically from the previous value, the new value is rejected as
the old one maintained.
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Figure 5.6: Phase 4a - Current Calculation and Heat Flow. During this phase
the current and impact ionization rate are computed and the heat flow equation is
solved.
166
Figure 5.7: Phase 4b - Terminating the Simulation. If all convergence requirements




Summary and Closing Remarks
In closing I present a short summary of my work and accomplishments in the
dissertation. Additionally, I draw conclusions and suggest future work.
6.1 The Method Behind the Madness
Chapters 2 and 4 describe the drift-diffusion heat flow model specialized
for silicon carbide MOSFETs. It is here that I first proposed the incorporation
of energy and temperature dependent device physics and transport models. This
is significant because, to my knowledge, the inclusion of both energy dependence
and temperature dependence due to lattice self-heating has never been included
in the drift-diffusion set. More important, agreement between experimental and
simulated data may have proven to be impossible without the inclusion of these
dependencies due to the relationship between temperature, energy, and the occupied
trap density. Of equal importance is my implementation of the SiC surface mobility
model which separates each of the scattering mechanisms allowing me to observe
and directly correlate surface quality to experimental MOSFET performance. This
mobility model, together with experimental data, allowed me to isolate and identify
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the dominant scattering mechanisms, thus giving fabrication experts much needed
knowledge and/or confirmation regarding the focus of their efforts.
Devising a methodology is one thing; implementing it is another. In chapter
5 I presented the process flow for my SiC MOSFET drift-diffusion heat flow simula-
tor that was used to both match current state-of-the-art 6H-SiC MOSFET behavior
and predict the performance of next generation devices. My simulator is unique
in that it includes all relevant MOSFET scattering processes without blurring the
underlying physics; a feature not yet reported in other SiC MOSFET simulation
tools. Furthermore, in order to achieve such a task, I had to implore a numerical
technique that, in some regard, monitored its own convergence behavior. This was
implemented via the Smart Newton solver. The reason for this memory based im-
plementation is found in the fact that numerical approaches to problems involving
wide bandgap materials like SiC have a range of values to consider. Nonetheless,
this hurdle was also surpassed.
6.2 SiC MOSFET Characterization
I have shown that, by matching experimentally observed electrical charac-
teristics of the devices at both room temperature (Chapter 3) and elevated temper-
atures (Chapter 4), my simulator can be used to provide insight into the physics
behavior of current state-of-the-art silicon carbide devices. This is possible be-
cause, using the methodology mentioned in the previous section, I was able to
more accurately extract the interface trap physical attributes of the devices stud-
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ied. Since interface charge scattering is the dominant degradation mechanism of
many SiC MOSFETs, being able to accurately model the behavior of this charge
in a tractable manor is of great value. For the first time, a simulation tool has
used a control set of experimental 6H-SiC MOSFETs to extract physical surface
attributes that reasonably characterize a device lot of extremely volatile behavior.
Interested in the possibility of using SiC MOSFETs as a basis of integrated
power electronic circuit design, I also examined the performance and scalability of
6H-SiC MOSFET as their surface quality improves and its ambient temperature
increases (from room temperature to 200 Celsius). My results (Chapter 4) show
that, though it is not the dominant cause of performance degradation in the state-
of-the-art devices studied, surface roughness is indeed the next contender. As the
interface charge densities reduce, surface roughness begins to display its degrada-
tion potential, especially when gate oxide thickness begins to shrink. Furthermore,
my results indicate that the impact of surface roughness induced degradation is
much worse than that of interface charge because of its square law dependence
on applied electric field. Several years ago a debate arose as to whether the per-
formance degradation seen in SiC MOSFETs was a result of interface charge or
surface roughness. Though many seemed to quietly lean towards interface charge,
no definitively answer was reached. I believe that my work in this dissertation has
not only answered the aforementioned question (in favor of interface charge) but
has also asked - and quantitatively answered - two others, ”What should our inter-
face charge reduction goal be?” and ”When do we need to worry at the effects of
170
surface roughness?”
6.3 Closing Remarks and What’s Left to Do
In this work I have taken a detailed look at the behavior of 6H-SiC MOS-
FETs and examined the reasons for their unexpectedly poor performance. From
this study I have been able to determine which factors contribute to their degra-
dation. Now that the causes have been identified, directed efforts can be made
towards improvement, but this is not enough. In order for SiC MOSFETs to have
a significant impact on the CMOS revolution, they must demonstrate improved per-
formance with longevity. As a result, long term transient simulations with proper
modelling must be designed, implemented, and performed. Only after the long
term reliability has been investigated will the future and fate of SiC MOSFET
technology be determined.
In closing I would like to say thank you to all of those who have taken the
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[31] R. Mickevičius and J. H. Zhao, “Monte Carlo Study of Transport in SiC,”
Journal of Applied Physics, vol. 83, no. 6, 1998.
177
[32] G. Pennington and N. Goldsman, “Empirical Pseudopotential Band Structure
of 3C, 4H, and 6H SiC Using Transferable Semiempirical Si and C Model
Potentials,” Phy. Rev. B, vol. 64, 2001.
[33] C. Sah, T. Ning, and L. Tschopp, “The Scattering of Electrons by Surface
Charges and by Lattice Vibrations at the Silicon-Silicon Dioxide Interface,”
Surface Science, vol. 32, pp. 561–575, 1972.
[34] A. Hiroki, S. Odanaka, K. Ohe, and H. Esaki, “A mobility model for submi-
crometer MOSFET simulations including hot-carrier-induced device degrada-
tion,” IEEE Trans. Electron Devices, vol. 35, no. 9, pp. 1487–1493, 1988.
[35] S. Schwarz and S. Russek, “Semi-empirical equations for electron velocity in sil-
icon: Part II-MOS inversion layer,” IEEE Transactions on Elec. Dev., vol. 30,
pp. 1634–1639, 1983.
[36] A. Harstein, T. H. Ning, and A. B. Fowler, “Electron Scattering in Silicon
Inversion Layers by Oxide and Surface Roughness,” Surface Science, vol. 58,
pp. 178–81, 1976.
[37] W. Liang, N. Goldsman, I. Mayergoyz, and P. Oldiges, “2-DMOSFET Model-
ing Including Surface Effects and Impact Ionization by Self-Consistent Solution
of the Boltzmann, Poisson and Hole-Continuity Equations,” IEEE Transac-
tions on Elec. Dev., vol. 44, pp. 257–276, 1997.
178
[38] R. P. Joshi, “Monte Carlo calculations of the temperature and field-dependent
electron transport parameters for 4H-SiC,” J. Appl. Phys., vol. 78, pp. 5518–
5521, 1995.
[39] N. Goldsman, L. Henrickson, and J. Frey, “A Physics-Based Analyti-
cal/Numerical Solution to the Boltzmann Transport Equation for Use in Device
Simulation,” Solid-State Electronics, vol. 34, no. 4, pp. 389–396, 1991.
[40] G. Groeseneken, H. Maes, N. Beltran, and R. F. DeKeersmaecker, “A Reli-
able Approach to Charge-Pumping Measurements in MOS Transistors,” IEEE
Transactions on Electron Devices, vol. ED-31, 1984.
[41] C. J. Scozzie and J. M. McGarrity, “Effects of Interface-Trapped Charge on
the SiC MOSFET Characteristics,” Proceedings: 4th International High Tem-
perature Electrons Conference, p. 23, 1998.
[42] EnvironmentalChemistry.com. http://environmentalchemistry.com/yogi/periodic/Mo.html,
2002.
[43] R. Muller and T. Kamins, Device Electronics for Integrated Circuits. New
York: John Wiley & Sons, 1986.
[44] S. K. Powell. Master of Science Thesis, University of Maryland, College Park,
2000.
179
[45] N. S. Saks, S. S. Mani, and A. K. Agarwal, “Interface Trap Profile Near the
Band Edges at the 4H-SiC/SiO2 Interface,” Applied Physics Letters, vol. 76,
no. 16, pp. 2250–2, 2000.
[46] W. Shockley, Electrons and Holes in Semiconductors. Princeton, NJ: D. Van
Nostrand, 1950.
[47] L. A. Lipkin, D. B. S. Jr., and J. W. Palmour, “Low Interface State Density
Oxides of P-Type SiC,” in IOP Poroc. Inter. Conf. on Silicon Carbide III-
nitrides and Related Materials, 1997.
[48] G. K. Wachutka, “Rigorous Thermodynamic Treatment of Heat Generation
and Conduction in Semiconductor Device Modeling,” IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 11,
pp. 1141–9, 1990.
[49] D. A. Dallman and K. Shenai, “Scaling Constraints Imposed by Self-heating in
Submicron SOI MOSFET’s,” IEEE Transactions on Electron Devices, vol. 42,
no. 3, pp. 489–96, 1995.
[50] P. D. Maycock, “Thermal Conductivity of Silicon, Germanium, III-V Com-
pounds and III-V Alloys,” Solid-State Electronics, vol. 10, pp. 161–8, 1967.
[51] H. Momosa, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and
H. Iwai, “1.5 nm Direct Tunelling Gate Oxide Si MOSFETS,” IEEE Transac-
tions on Electron Devices, vol. ED-43, no. 8, p. 1233, 1996.
180
[52] M. P. Lam and K. T. Kornegay, “Punchthrough Behavior in Short Channel
NMOS and PMOS 6H-Silicon Carbide Transitors at Elevated Temperatures,”
IEEE Transactions on Components and Packaging Technology, vol. 22, no. 3,
pp. 433–38, 1999.
[53] C. C. McAndrew, K. Singhal, and E. L. Heasell, “A Consistent Nonisothermal
Extension of the Scharfetter-Gummel Stable Difference Approximation,” IEEE
Electron Device Letters, vol. EDL-6, no. 9, pp. 446–7, 1985.
[54] D. L. Scharfetter and H. K. Gummel, “Large-Scale Analysis of a Silicon Read
Diode Oscillator,” IEEE Trans. Electron Devices, vol. ED-16, p. 64, 1969.
[55] Q. Lin, N. Goldsman, and G.-C. Tai, “Highly Stable and Routinely Conver-
gent 2-Dimensional Hydrodynamic Device Simulation,” Solid State Electronics,
vol. 37, pp. 899–908, 1994.
[56] W. Liang, N. Goldsman, and I. Mayergoyz, “Hydrodynamic Device Simulation
Using New State Variables Tailored for a Gummel Iterative Approach,” Solid
State Electronics, vol. 39, pp. 1213–20, 1996.
[57] C. E. Korman and I. D. Mayergoyz, “A Globally Convergent Algorithm for
the Solution of the Steady-State Semiconductor Device,” Journal of Applied
Physics, vol. 68, no. 3, p. 1324, 1990.
181
